Emulation/switch-coreboot
1
0
Fork 0
mirror of https://github.com/fail0verflow/switch-coreboot.git synced 2025-05-04 01:39:18 -04:00
Code Issues Projects Releases Packages Wiki Activity Actions

add enable for flash write. We still need to know the device # of

Browse source 
SB
This commit is contained in:
Ronald G. Minnich 2000-12-11 05:41:00 +00:00
parent 3283b9410a
commit 651393b2e0
1 changed files with 11 additions and 2 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

13
src/northbridge/acer/m1631/ipl.S
View file

@ -71,8 +71,16 @@ Lunprotected:
code16
#endif
/* WARNING: The new CALLSP code trashes the stack! */
/* I will leave this here for now, but you should also set it later. */
/* make the flash writeable */
/* select the south bridge, register 44 (base) */
movl $0x80000044, %eax
mov $0x0cf8,%dx
outl %eax,%dx
/* but 0x40 makes flash writeable. You need this for DoC */
movb $0x40, %al
/* 0xff selects register 0x47 */
movb $0xff, %dl
outb %al,%dx
xorl %edi, %edi
movl $0x8000006c, %eax
@ -223,6 +231,7 @@ ipl_start:
*/
movl $0x4000, %esp # set %sp
xorl %edx, %edx # clear %dx, start of RAM
xorl %ecx, %ecx # clear %ecx
movl $0xfe800, %esi # point %si to CDSN Data area
movl $0xff000, %edi # point %di to CDSN Control area
movl $DOC_SPL_START_BLK, %ebp # start page of LinuxBIOS