Emulation/switch-coreboot
1
0
Fork 0
mirror of https://github.com/fail0verflow/switch-coreboot.git synced 2025-05-04 01:39:18 -04:00
Code Issues Projects Releases Packages Wiki Activity Actions

rockchip: rk3399: extend romstage range

Browse source 
rk3399 sdram size is 192K, there still some space do not use now,
we need more romstage space to include sdram config, so extend
romstage range.

BRANCH=none
BUG=chrome-os-partner:54871
TEST=run "stressapptest -M 1024 -s 1000" on kevin board and pass

Change-Id: Ib5aa1e1b942cde8d9476773f5a84ac70bb830c80
Signed-off-by: Lin Huang <hl@rock-chips.com>
Reviewed-on: https://chromium-review.googlesource.com/359092
Reviewed-by: Julius Werner <jwerner@chromium.org>
This commit is contained in:
Lin Huang 2016-07-11 16:48:17 +08:00 • committed by chrome-bot
parent d29bc581ef
commit 626ab15bb4
1 changed files with 5 additions and 5 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

10
src/soc/rockchip/rk3399/include/soc/memlayout.ld
View file

@ -28,10 +28,10 @@ SECTIONS
BOOTBLOCK(0xFF8C2004, 31K - 4)
PRERAM_CBMEM_CONSOLE(0xFF8C9C00, 5K)
PRERAM_CBFS_CACHE(0xFF8CB000, 4K)
OVERLAP_VERSTAGE_ROMSTAGE(0xFF8CC000, 64K)
VBOOT2_WORK(0XFF8DC000, 12K)
TTB(0xFF8DF000, 32K)
TIMESTAMP(0xFF8E7000, 1K)
STACK(0xFF8E7400, 24K)
TTB(0xFF8CC000, 32K)
OVERLAP_VERSTAGE_ROMSTAGE(0xFF8D4000, 75K)
VBOOT2_WORK(0XFF8E6C00, 12K)
TIMESTAMP(0xFF8E9C00, 1K)
STACK(0xFF8EA000, 24K)
SRAM_END(0xFF8F0000)
}