Emulation/switch-coreboot
1
0
Fork 0
mirror of https://github.com/fail0verflow/switch-coreboot.git synced 2025-05-04 01:39:18 -04:00
Code Issues Projects Releases Packages Wiki Activity Actions

UPSTREAM: soc/intel/common/block/uart: Add GLK UART pci ids

Browse source 
BUG=none
BRANCH=none
TEST=none

Change-Id: Ia9167fc82c36d2e1ae2a681418dea2d91a544c78
Signed-off-by: Patrick Georgi <pgeorgi@google.com>
Original-Commit-Id: f714965e8d
Original-Change-Id: I08dd7a8c0d42d4ec7c6ff65a82553fe1efbcc424
Original-Signed-off-by: Hannah Williams <hannah.williams@intel.com>
Original-Reviewed-on: https://review.coreboot.org/19687
Original-Reviewed-by: Aaron Durbin <adurbin@chromium.org>
Original-Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-on: https://chromium-review.googlesource.com/513954
Commit-Ready: Patrick Georgi <pgeorgi@chromium.org>
Tested-by: Patrick Georgi <pgeorgi@chromium.org>
Reviewed-by: Patrick Georgi <pgeorgi@chromium.org>
This commit is contained in:
Hannah Williams 2017-05-13 16:18:02 -07:00 • committed by chrome-bot
parent 884f76ee54
commit 617aa44c0e
1 changed files with 5 additions and 0 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

5
src/soc/intel/common/block/uart/uart.c
View file

@ -60,6 +60,11 @@ static const unsigned short pci_device_ids[] = {
PCI_DEVICE_ID_INTEL_APL_UART1,
PCI_DEVICE_ID_INTEL_APL_UART2,
PCI_DEVICE_ID_INTEL_APL_UART3,
PCI_DEVICE_ID_INTEL_GLK_UART0,
PCI_DEVICE_ID_INTEL_GLK_UART1,
PCI_DEVICE_ID_INTEL_GLK_UART2,
PCI_DEVICE_ID_INTEL_GLK_UART3,
0,
};
static const struct pci_driver pch_uart __pci_driver = {