Emulation/switch-coreboot
1
0
Fork 0
mirror of https://github.com/fail0verflow/switch-coreboot.git synced 2025-05-04 01:39:18 -04:00
Code Issues Projects Releases Packages Wiki Activity Actions

erroneous interrupt setting now deleted.

Browse source
This commit is contained in:
Ronald G. Minnich 2000-11-28 03:40:10 +00:00
parent 461520ace5
commit 5f8d627800
1 changed files with 0 additions and 5 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

5
src/northsouthbridge/sis/630/southbridge.c
View file

@ -106,11 +106,6 @@ final_southbridge_fixup()
int i;
// put symbolic names in here soon ... so much typing, so little time.
// remap IRQ for PCI -- this is exactly what the BIOS does now.
pci_write_config_byte(pcidev, 0x42, 0xa);
pci_write_config_byte(pcidev, 0x43, 0xb);
pci_write_config_byte(pcidev, 0x44, 0xc);
// now set up legacy serial interrupts
// that doesn't mean serial ports -- it's a serial interrupt
// line from the superio (LPC)