Emulation/switch-coreboot
1
0
Fork 0
mirror of https://github.com/fail0verflow/switch-coreboot.git synced 2025-05-04 01:39:18 -04:00
Code Issues Projects Releases Packages Wiki Activity Actions

jetway/nf81-t56n-lf: Simplify agesawrapper_amdinitcpuio()

Browse source 
Follow same reasoning as:
12fd779 hp/pavilion_m6_1035dx: Simplify agesawrapper_amdinitcpuio()
Use coreboot variants for PCI and MSR access over AGESA's.

Change-Id: Ic0d8bbd0faf6423605567564ad216b79e1331cc9
Signed-off-by: Edward O'Callaghan <eocallaghan@alterapraxis.com>
Reviewed-on: http://review.coreboot.org/5472
Tested-by: build bot (Jenkins)
Reviewed-by: Alexandru Gagniuc <mr.nuke.me@gmail.com>
This commit is contained in:
Edward O'Callaghan 2014-04-07 14:59:42 +10:00 • committed by Alexandru Gagniuc
parent b1e63e42e7
commit 597cc45aa9
2 changed files with 25 additions and 36 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

59
src/mainboard/jetway/nf81-t56n-lf/agesawrapper.c
View file

@ -26,9 +26,12 @@
#include "BiosCallOuts.h" #include "BiosCallOuts.h"
#include "PlatformGnbPcieComplex.h" #include "PlatformGnbPcieComplex.h"
#define __SIMPLE_DEVICE__
#include <arch/acpi.h> #include <arch/acpi.h>
#include <arch/io.h> #include <arch/io.h>
#include <cbmem.h> #include <cbmem.h>
#include <cpu/x86/msr.h>
#include <cpu/x86/mtrr.h> #include <cpu/x86/mtrr.h>
#include <stdint.h> #include <stdint.h>
#include <string.h> #include <string.h>
@ -74,53 +77,39 @@ VOID *AcpiAlib = NULL;
* L O C A L F U N C T I O N S * L O C A L F U N C T I O N S
*------------------------------------------------------------------------------ *------------------------------------------------------------------------------
*/ */
UINT32 uint32_t agesawrapper_amdinitcpuio(void)
agesawrapper_amdinitcpuio (
VOID
)
{ {
AGESA_STATUS Status; pci_devfn_t dev;
UINT64 MsrReg; msr_t msr;
UINT32 PciData; uint32_t reg32;
PCI_ADDR PciAddress;
AMD_CONFIG_PARAMS StdHeader; dev = PCI_DEV(0, 0x18, 1);
/* Enable legacy video routing: D18F1xF4 VGA Enable */ /* Enable legacy video routing: D18F1xF4 VGA Enable */
PciAddress.AddressValue = MAKE_SBDFO (0, 0, 0x18, 1, 0xF4); pci_io_write_config32(dev, 0xf4, 1);
PciData = 1;
LibAmdPciWrite(AccessWidth32, PciAddress, &PciData, &StdHeader);
/* The platform BIOS needs to ensure the memory ranges of SB800 legacy /* The platform BIOS needs to ensure the memory ranges of SB800 legacy
* devices (TPM, HPET, BIOS RAM, Watchdog Timer, I/O APIC and ACPI) are * devices (TPM, HPET, BIOS RAM, Watchdog Timer, I/O APIC and ACPI) are
* set to non-posted regions. * set to non-posted regions.
* Last address before processor local APIC at FEE00000
*/ */
PciAddress.AddressValue = MAKE_SBDFO (0, 0, 0x18, 1, 0x84); pci_io_write_config32(dev, 0x84, 0x00fedf00 | (1 << 7));
PciData = 0x00FEDF00; // last address before processor local APIC at FEE00000
PciData |= 1 << 7; // set NP (non-posted) bit /* Lowest NP address is HPET at FED00000 */
LibAmdPciWrite(AccessWidth32, PciAddress, &PciData, &StdHeader); pci_io_write_config32(dev, 0x80, (0xfed00000 >> 8) | 3);
PciAddress.AddressValue = MAKE_SBDFO (0, 0, 0x18, 1, 0x80);
PciData = (0xFED00000 >> 8) | 3; // lowest NP address is HPET at FED00000
LibAmdPciWrite(AccessWidth32, PciAddress, &PciData, &StdHeader);
/* Map the remaining PCI hole as posted MMIO */ /* Map the remaining PCI hole as posted MMIO */
PciAddress.AddressValue = MAKE_SBDFO (0, 0, 0x18, 1, 0x8C); pci_io_write_config32(dev, 0x8C, 0x00fecf00);
PciData = 0x00FECF00; // last address before non-posted range
LibAmdPciWrite(AccessWidth32, PciAddress, &PciData, &StdHeader); msr = rdmsr(0xc001001a);
LibAmdMsrRead (0xC001001A, &MsrReg, &StdHeader); reg32 = (msr.hi << 24) | (msr.lo >> 8) | 3; /* Equivalent to msr >> 8 */
MsrReg = (MsrReg >> 8) | 3; pci_io_write_config32(dev, 0x88, reg32);
PciAddress.AddressValue = MAKE_SBDFO (0, 0, 0x18, 1, 0x88);
PciData = (UINT32)MsrReg;
LibAmdPciWrite(AccessWidth32, PciAddress, &PciData, &StdHeader);
/* Send all IO (0000-FFFF) to southbridge. */ /* Send all IO (0000-FFFF) to southbridge. */
PciAddress.AddressValue = MAKE_SBDFO (0, 0, 0x18, 1, 0xC4); pci_io_write_config32(dev, 0xc4, 0x0000f000);
PciData = 0x0000F000; pci_io_write_config32(dev, 0xc0, 0x00000003);
LibAmdPciWrite(AccessWidth32, PciAddress, &PciData, &StdHeader);
PciAddress.AddressValue = MAKE_SBDFO (0, 0, 0x18, 1, 0xC0); return AGESA_SUCCESS;
PciData = 0x00000003;
LibAmdPciWrite(AccessWidth32, PciAddress, &PciData, &StdHeader);
Status = AGESA_SUCCESS;
return (UINT32)Status;
} }
UINT32 UINT32

2
src/mainboard/jetway/nf81-t56n-lf/agesawrapper.h
View file

@ -82,7 +82,7 @@ UINT32 agesawrapper_amdinitmid (void);
UINT32 agesawrapper_amdreadeventlog (void); UINT32 agesawrapper_amdreadeventlog (void);
UINT32 agesawrapper_amdinitcpuio (void); uint32_t agesawrapper_amdinitcpuio (void);
UINT32 agesawrapper_amdinitmmio (void); UINT32 agesawrapper_amdinitmmio (void);
UINT32 agesawrapper_amdinitresume (void); UINT32 agesawrapper_amdinitresume (void);
UINT32 agesawrapper_amdS3Save (void); UINT32 agesawrapper_amdS3Save (void);