Emulation/switch-coreboot
1
0
Fork 0
mirror of https://github.com/fail0verflow/switch-coreboot.git synced 2025-05-04 01:39:18 -04:00
Code Issues Projects Releases Packages Wiki Activity Actions

intel/skylake: Remove check for Microcode loaded by ME

Browse source 
This method of reporting has been removed from the current Skylake
ME binaries so is no longer needed.

Change-Id: I774982146c19f37418f5aee29ae8883fcd3d0c8c
Signed-off-by: Martin Roth <martinroth@google.com>
Reviewed-on: https://review.coreboot.org/12854
Tested-by: build bot (Jenkins)
Reviewed-by: Stefan Reinauer <stefan.reinauer@coreboot.org>
Reviewed-by: Alexandru Gagniuc <mr.nuke.me@gmail.com>
This commit is contained in:
Martin Roth 2016-01-06 16:24:49 -07:00
parent 8e6b0a2ae2
commit 5559e8935e
1 changed files with 1 additions and 22 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

23
src/soc/intel/skylake/bootblock/cpu.c
View file

@ -171,32 +171,11 @@ static void check_for_clean_reset(void)
soft_reset(); soft_reset();
} }
static void patch_microcode(void)
{
const struct microcode *patch;
u32 current_rev;
msr_t msr;
patch = intel_microcode_find();
current_rev = read_microcode_rev();
/* If PRMRR/SGX is supported the FIT microcode load step will set
* msr 0x08b with the Patch revision id one less than the id in the
* microcode binary. The PRMRR support is indicated in the MSR
* MTRRCAP[12]. Check for this feature and avoid reloading the
* same microcode during early cpu initialization.
*/
msr = rdmsr(MTRR_CAP_MSR);
if ((msr.lo & PRMRR_SUPPORTED) && (current_rev != patch->rev - 1))
intel_update_microcode_from_cbfs();
}
static void bootblock_cpu_init(void) static void bootblock_cpu_init(void)
{ {
/* Set flex ratio and reset if needed */ /* Set flex ratio and reset if needed */
set_flex_ratio_to_tdp_nominal(); set_flex_ratio_to_tdp_nominal();
check_for_clean_reset(); check_for_clean_reset();
enable_rom_caching(); enable_rom_caching();
patch_microcode(); intel_update_microcode_from_cbfs();
} }