mirror of
https://github.com/fail0verflow/switch-coreboot.git
synced 2025-05-04 01:39:18 -04:00
ps8640: disable mipi mcs
disable ps8640 mipi mcs function to avoid that the normal mipi dsi signal is recognized as msc cmd. BUG=chrome-os-partner:56346 BRANCH=none TEST=build pass elm and show ui Change-Id: I85b9f1e6677e4bf8ab1e30c2e69445079fff2d18 Signed-off-by: Jitao Shi <jitao.shi@mediatek.com> Reviewed-on: https://chromium-review.googlesource.com/373219 Commit-Ready: Daniel Kurtz <djkurtz@chromium.org> Tested-by: jitao shi <jitao.shi@mediatek.com> Reviewed-by: Julius Werner <jwerner@chromium.org> Reviewed-by: Daniel Kurtz <djkurtz@chromium.org>
This commit is contained in:
parent
5e8690e0c7
commit
4fd441b463
2 changed files with 13 additions and 0 deletions
|
@ -76,6 +76,16 @@ int ps8640_init(uint8_t bus, uint8_t chip)
|
|||
}
|
||||
|
||||
mdelay(50);
|
||||
|
||||
/**
|
||||
* The Manufacturer Command Set (MCS) is a device dependent interface
|
||||
* intended for factory programming of the display module default
|
||||
* parameters. Once the display module is configured, the MCS shall be
|
||||
* disabled by the manufacturer. Once disabled, all MCS commands are
|
||||
* ignored by the display interface.
|
||||
*/
|
||||
i2c_write_field(bus, chip + 2, PAGE2_MCS_EN, 0x0, MCS_EN_MASK,
|
||||
MCS_EN_SHIFT);
|
||||
i2c_writeb(bus, chip + 3, PAGE3_SET_ADD, VDO_CTL_ADD);
|
||||
i2c_writeb(bus, chip + 3, PAGE3_SET_VAL, VDO_DIS);
|
||||
i2c_writeb(bus, chip + 3, PAGE3_SET_ADD, VDO_CTL_ADD);
|
||||
|
|
|
@ -26,6 +26,9 @@ enum {
|
|||
PS_GPIO9 = BIT(1),
|
||||
I2C_BYPASS_EN = BIT(7),
|
||||
|
||||
PAGE2_MCS_EN = 0xf3,
|
||||
MCS_EN_SHIFT = 0,
|
||||
MCS_EN_MASK = 0x1,
|
||||
PAGE3_SET_ADD = 0xfe,
|
||||
PAGE3_SET_VAL = 0xff,
|
||||
VDO_CTL_ADD = 0x13,
|
||||
|
|
Loading…
Add table
Reference in a new issue