mirror of
https://github.com/fail0verflow/switch-coreboot.git
synced 2025-05-04 01:39:18 -04:00
UPSTREAM: soc/intel/skylake: Add config option for Skylake-H Sku support
BUG=None BRANCH=None TEST=None Reviewed-on: https://review.coreboot.org/16607 Tested-by: build bot (Jenkins) Reviewed-by: Martin Roth <martinroth@google.com> Change-Id: Ia9c1c065f20bf2b37afc7485ef8df3abd35e2f14 Reviewed-on: https://chromium-review.googlesource.com/391933 Commit-Ready: Furquan Shaikh <furquan@chromium.org> Tested-by: Furquan Shaikh <furquan@chromium.org> Reviewed-by: Aaron Durbin <adurbin@chromium.org>
This commit is contained in:
parent
d6ee36a6dd
commit
4a83abb216
1 changed files with 6 additions and 0 deletions
|
@ -185,6 +185,12 @@ config UART_DEBUG
|
||||||
select DRIVERS_UART_8250MEM_32
|
select DRIVERS_UART_8250MEM_32
|
||||||
select NO_UART_ON_SUPERIO
|
select NO_UART_ON_SUPERIO
|
||||||
|
|
||||||
|
config SKYLAKE_SOC_PCH_H
|
||||||
|
bool
|
||||||
|
default n
|
||||||
|
help
|
||||||
|
Choose this option if you have a PCH-H chipset.
|
||||||
|
|
||||||
config CHIPSET_BOOTBLOCK_INCLUDE
|
config CHIPSET_BOOTBLOCK_INCLUDE
|
||||||
string
|
string
|
||||||
default "soc/intel/skylake/bootblock/timestamp.inc"
|
default "soc/intel/skylake/bootblock/timestamp.inc"
|
||||||
|
|
Loading…
Add table
Reference in a new issue