mirror of
https://github.com/fail0verflow/switch-coreboot.git
synced 2025-05-04 01:39:18 -04:00
UPSTREAM: device: allow devicetree accesses in postcar stage
BUG=none
BRANCH=none
TEST=none
Change-Id: Ia320e823322143757ec731c91bc283472069bc23
Signed-off-by: Patrick Georgi <pgeorgi@chromium.org>
Original-Commit-Id: 5e88c3b18a
Original-Change-Id: Ib6f8ee937c4f3d8e2c0ff3851a819077fa499ccc
Original-Signed-off-by: Aaron Durbin <adurbin@chromium.org>
Original-Reviewed-on: https://review.coreboot.org/19334
Original-Reviewed-by: Duncan Laurie <dlaurie@chromium.org>
Original-Reviewed-by: Philippe Mathieu-Daud <philippe.mathieu.daude@gmail.com>
Original-Tested-by: build bot (Jenkins)
Original-Reviewed-by: Furquan Shaikh <furquan@google.com>
Reviewed-on: https://chromium-review.googlesource.com/488048
This commit is contained in:
parent
6b37867b3e
commit
4a1b2c85b4
2 changed files with 2 additions and 0 deletions
|
@ -526,6 +526,7 @@ ramstage-y+=$(DEVICETREE_STATIC_C)
|
|||
romstage-y+=$(DEVICETREE_STATIC_C)
|
||||
verstage-y+=$(DEVICETREE_STATIC_C)
|
||||
bootblock-y+=$(DEVICETREE_STATIC_C)
|
||||
postcar-y+=$(DEVICETREE_STATIC_C)
|
||||
|
||||
#######################################################################
|
||||
# Clean up rules
|
||||
|
|
|
@ -21,6 +21,7 @@ ramstage-srcs += src/mainboard/$(MAINBOARDDIR)/hda_verb.c
|
|||
endif
|
||||
|
||||
bootblock-y += device_simple.c
|
||||
postcar-y += device_simple.c
|
||||
verstage-y += device_simple.c
|
||||
romstage-y += device_simple.c
|
||||
romstage-$(CONFIG_PCI) += pci_early.c
|
||||
|
|
Loading…
Add table
Reference in a new issue