Emulation/switch-coreboot
1
0
Fork 0
mirror of https://github.com/fail0verflow/switch-coreboot.git synced 2025-05-04 01:39:18 -04:00
Code Issues Projects Releases Packages Wiki Activity Actions

DBE63: Rename dbe62_msr to dbe63_msr in stage1 code after the copy from dbe62 board code

Browse source 
Signed-off-by: Mart Raudsepp <mart.raudsepp@artecdesign.ee>
Acked-by: Ronald G. Minnich <rminnich@gmail.com>

git-svn-id: svn://coreboot.org/repository/coreboot-v3@1121 f3766cd6-281f-0410-b1cd-43a5c92072e9
This commit is contained in:
Mart Raudsepp 2009-01-23 10:53:53 +00:00
parent 6a83ba60a9
commit 471f975e27
1 changed files with 5 additions and 5 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

10
mainboard/artecgroup/dbe63/stage1.c
View file

@ -32,25 +32,25 @@
#include <northbridge/amd/geodelx/raminit.h> #include <northbridge/amd/geodelx/raminit.h>
#include <arch/x86/msr.h> #include <arch/x86/msr.h>
static const struct msrinit dbe62_msr[] = { static const struct msrinit dbe63_msr[] = {
{.msrnum = 0x10000020, {.lo = 0x00fff80, .hi = 0x20000000}}, {.msrnum = 0x10000020, {.lo = 0x00fff80, .hi = 0x20000000}},
{.msrnum = 0x10000021, {.lo = 0x80fffe0, .hi = 0x20000000}}, {.msrnum = 0x10000021, {.lo = 0x80fffe0, .hi = 0x20000000}},
{.msrnum = 0x40000020, {.lo = 0x00fff80, .hi = 0x20000000}}, {.msrnum = 0x40000020, {.lo = 0x00fff80, .hi = 0x20000000}},
{.msrnum = 0x40000021, {.lo = 0x80fffe0, .hi = 0x20000000}}, {.msrnum = 0x40000021, {.lo = 0x80fffe0, .hi = 0x20000000}},
}; };
static void dbe62_msr_init(void) static void dbe63_msr_init(void)
{ {
int i; int i;
for (i = 0; i < ARRAY_SIZE(dbe62_msr); i++) for (i = 0; i < ARRAY_SIZE(dbe63_msr); i++)
wrmsr(dbe62_msr[i].msrnum, dbe62_msr[i].msr); wrmsr(dbe63_msr[i].msrnum, dbe63_msr[i].msr);
} }
void hardware_stage1(void) void hardware_stage1(void)
{ {
post_code(POST_START_OF_MAIN); post_code(POST_START_OF_MAIN);
dbe62_msr_init(); dbe63_msr_init();
cs5536_stage1(); cs5536_stage1();