Emulation/switch-coreboot
1
0
Fork 0
mirror of https://github.com/fail0verflow/switch-coreboot.git synced 2025-05-04 01:39:18 -04:00
Code Issues Projects Releases Packages Wiki Activity Actions

UPSTREAM: soc/intel/skylake: Bump up bootblock size to 48K

Browse source 
When UART_DEBUG is enabled bootblock size grows more than the current
32K. Bump this up to 48K.

CQ-DEPEND=CL:374981,CL:373364
BUG=None
BRANCH=None
TEST=None

Signed-off-by: Furquan Shaikh <furquan@google.com>
Reviewed-on: https://review.coreboot.org/16317
Tested-by: build bot (Jenkins)
Reviewed-by: Aaron Durbin <adurbin@chromium.org>

Change-Id: I580137dfdc9b4ad226c866f2b23b159bd820c62c
Reviewed-on: https://chromium-review.googlesource.com/374980
Commit-Ready: Furquan Shaikh <furquan@chromium.org>
Tested-by: Furquan Shaikh <furquan@chromium.org>
Reviewed-by: Aaron Durbin <adurbin@chromium.org>
This commit is contained in:
Furquan Shaikh 2016-08-24 10:28:30 -07:00 • committed by chrome-bot
parent f020befeb4
commit 45f9259e0d
1 changed files with 1 additions and 1 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

2
src/soc/intel/skylake/Kconfig
View file

@ -99,7 +99,7 @@ config DCACHE_BSP_STACK_SIZE
config C_ENV_BOOTBLOCK_SIZE
hex
default 0x8000
default 0xC000
config EXCLUDE_NATIVE_SD_INTERFACE
bool