mirror of
https://github.com/fail0verflow/switch-coreboot.git
synced 2025-05-04 01:39:18 -04:00
UPSTREAM: northbridge/via/cx700: transition away from device_t
Replace the use of the old device_t definition inside northbridge/via/cx700. BUG=None BRANCH=None TEST=None Signed-off-by: Antonello Dettori <dev@dettori.io> Reviewed-on: https://review.coreboot.org/17315 Tested-by: build bot (Jenkins) Reviewed-by: Martin Roth <martinroth@google.com> Change-Id: I6e25f898ab55ee959f1b3b8aba9616c3ba18986d Reviewed-on: https://chromium-review.googlesource.com/412042 Commit-Ready: Furquan Shaikh <furquan@chromium.org> Tested-by: Furquan Shaikh <furquan@chromium.org> Reviewed-by: Aaron Durbin <adurbin@chromium.org>
This commit is contained in:
parent
6988a2f72c
commit
4416622e8f
2 changed files with 2 additions and 2 deletions
|
@ -186,7 +186,7 @@ static unsigned int get_spd_data(const struct mem_controller *ctrl, unsigned int
|
|||
|
||||
static void enable_smbus(void)
|
||||
{
|
||||
device_t dev;
|
||||
pci_devfn_t dev;
|
||||
|
||||
/* The CX700 ISA Bridge (0x1106, 0x8324) is hardcoded to this location,
|
||||
* no need to probe.
|
||||
|
|
|
@ -1228,7 +1228,7 @@ static void sdram_enable(const struct mem_controller *ctrl)
|
|||
{
|
||||
u8 reg8;
|
||||
u8 val, i;
|
||||
device_t dev;
|
||||
pci_devfn_t dev;
|
||||
u8 dl, dh;
|
||||
u32 quot;
|
||||
|
||||
|
|
Loading…
Add table
Reference in a new issue