mirror of
https://github.com/fail0verflow/switch-coreboot.git
synced 2025-05-04 01:39:18 -04:00
moved generate_row from coherent_ht.c to board specific auto.c files
due to different routing defaults of different boards. git-svn-id: svn://svn.coreboot.org/coreboot/trunk@979 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
This commit is contained in:
parent
07d72dcfa2
commit
438a3e423e
3 changed files with 54 additions and 0 deletions
|
@ -17,6 +17,14 @@ static void memreset(const struct mem_controller *ctrl)
|
||||||
{
|
{
|
||||||
}
|
}
|
||||||
|
|
||||||
|
static unsigned int generate_row(uint8_t node, uint8_t row, uint8_t maxnodes)
|
||||||
|
{
|
||||||
|
/* since the AMD Solo is a UP only machine, we can
|
||||||
|
* always return the default row entry value
|
||||||
|
*/
|
||||||
|
return 0x00010101; /* default row entry */
|
||||||
|
}
|
||||||
|
|
||||||
#include "northbridge/amd/amdk8/raminit.c"
|
#include "northbridge/amd/amdk8/raminit.c"
|
||||||
#include "northbridge/amd/amdk8/coherent_ht.c"
|
#include "northbridge/amd/amdk8/coherent_ht.c"
|
||||||
#include "sdram/generic_sdram.c"
|
#include "sdram/generic_sdram.c"
|
||||||
|
|
|
@ -237,6 +237,49 @@ static void memreset(const struct mem_controller *ctrl)
|
||||||
udelay(50);
|
udelay(50);
|
||||||
}
|
}
|
||||||
|
|
||||||
|
static unsigned int generate_row(uint8_t node, uint8_t row, uint8_t maxnodes)
|
||||||
|
{
|
||||||
|
/* Routing Table Node i
|
||||||
|
*
|
||||||
|
* F0: 0x40, 0x44, 0x48, 0x4c, 0x50, 0x54, 0x58, 0x5c
|
||||||
|
* i: 0, 1, 2, 3, 4, 5, 6, 7
|
||||||
|
*
|
||||||
|
* [ 0: 3] Request Route
|
||||||
|
* [0] Route to this node
|
||||||
|
* [1] Route to Link 0
|
||||||
|
* [2] Route to Link 1
|
||||||
|
* [3] Route to Link 2
|
||||||
|
* [11: 8] Response Route
|
||||||
|
* [0] Route to this node
|
||||||
|
* [1] Route to Link 0
|
||||||
|
* [2] Route to Link 1
|
||||||
|
* [3] Route to Link 2
|
||||||
|
* [19:16] Broadcast route
|
||||||
|
* [0] Route to this node
|
||||||
|
* [1] Route to Link 0
|
||||||
|
* [2] Route to Link 1
|
||||||
|
* [3] Route to Link 2
|
||||||
|
*/
|
||||||
|
|
||||||
|
uint32_t ret=0x00010101; /* default row entry */
|
||||||
|
|
||||||
|
static const unsigned int rows_2p[2][2] = {
|
||||||
|
{ 0x00050101, 0x00010404 },
|
||||||
|
{ 0x00010404, 0x00050101 }
|
||||||
|
};
|
||||||
|
|
||||||
|
if(maxnodes>2) {
|
||||||
|
print_debug("this mainboard is only designed for 2 cpus\r\n");
|
||||||
|
maxnodes=2;
|
||||||
|
}
|
||||||
|
|
||||||
|
|
||||||
|
if (!(node>=maxnodes || row>=maxnodes)) {
|
||||||
|
ret=rows_2p[node][row];
|
||||||
|
}
|
||||||
|
|
||||||
|
return ret;
|
||||||
|
}
|
||||||
|
|
||||||
#include "northbridge/amd/amdk8/raminit.c"
|
#include "northbridge/amd/amdk8/raminit.c"
|
||||||
#include "northbridge/amd/amdk8/coherent_ht.c"
|
#include "northbridge/amd/amdk8/coherent_ht.c"
|
||||||
|
|
|
@ -499,6 +499,7 @@ static bool check_connection(u8 src, u8 dest, u8 link)
|
||||||
return 1;
|
return 1;
|
||||||
}
|
}
|
||||||
|
|
||||||
|
#if 0
|
||||||
static unsigned int generate_row(u8 node, u8 row, u8 maxnodes)
|
static unsigned int generate_row(u8 node, u8 row, u8 maxnodes)
|
||||||
{
|
{
|
||||||
/* Routing Table Node i
|
/* Routing Table Node i
|
||||||
|
@ -551,6 +552,8 @@ static unsigned int generate_row(u8 node, u8 row, u8 maxnodes)
|
||||||
|
|
||||||
return ret;
|
return ret;
|
||||||
}
|
}
|
||||||
|
#endif
|
||||||
|
|
||||||
|
|
||||||
static void fill_row(u8 node, u8 row, u32 value)
|
static void fill_row(u8 node, u8 row, u32 value)
|
||||||
{
|
{
|
||||||
|
|
Loading…
Add table
Reference in a new issue