mirror of
https://github.com/fail0verflow/switch-coreboot.git
synced 2025-05-04 01:39:18 -04:00
UPSTREAM: soc/intel/skylake: Remove unwanted spi_release call
Skylake uses a special SPI Flash controller and does not require spi_claim_bus and spi_release_bus functionality. This was a leftover call from earlier cleanup, so remove it. BUG=None BRANCH=None TEST=None Signed-off-by: Furquan Shaikh <furquan@chromium.org> Reviewed-on: https://review.coreboot.org/17729 Tested-by: build bot (Jenkins) Reviewed-by: Aaron Durbin <adurbin@chromium.org> Change-Id: Iea260813cf72b94b7e7c661dbe494a74351dc357 Reviewed-on: https://chromium-review.googlesource.com/418362 Commit-Ready: Furquan Shaikh <furquan@chromium.org> Tested-by: Furquan Shaikh <furquan@chromium.org> Reviewed-by: Aaron Durbin <adurbin@chromium.org>
This commit is contained in:
parent
28eeeb507e
commit
3aeec7a66a
1 changed files with 0 additions and 1 deletions
|
@ -191,7 +191,6 @@ int pch_hwseq_erase(const struct spi_flash *flash, u32 offset, size_t len)
|
|||
len, start);
|
||||
|
||||
out:
|
||||
spi_release_bus(&flash->spi);
|
||||
return ret;
|
||||
}
|
||||
|
||||
|
|
Loading…
Add table
Reference in a new issue