mirror of
https://github.com/fail0verflow/switch-coreboot.git
synced 2025-05-04 01:39:18 -04:00
google/oak: Add DRAM configuration for Samsung K4E8E324EB
Add the configuration for Samsung K4E8E324EB and assgin it to RAM_CODE 5. BUG=chrome-os-partner:58983 TEST=verified on Hana EVT. Change-Id: I28724c1cf5cf12f47911a571c20280ddab4500d5 Signed-off-by: PH Hsu <ph.hsu@mediatek.com> Reviewed-on: https://chromium-review.googlesource.com/410926 Commit-Ready: Julius Werner <jwerner@chromium.org> Tested-by: Yidi Lin <yidi.lin@mediatek.com> Reviewed-by: Julius Werner <jwerner@chromium.org>
This commit is contained in:
parent
7ed65cd063
commit
38d34ed0a0
2 changed files with 2 additions and 1 deletions
|
@ -24,7 +24,7 @@ static const struct mt8173_sdram_params sdram_configs[] = {
|
|||
#include "sdram_inf/sdram-lpddr3-K4E6E304EE-4GB.inc" /* ram_code = 0010 */
|
||||
#include "sdram_inf/sdram-lpddr3-H9CCNNNBLTBLAR-4GB.inc" /* ram_code = 0011 */
|
||||
#include "sdram_inf/sdram-lpddr3-K4E6E304EB-4GB.inc" /* ram_code = 0100 */
|
||||
#include "sdram_inf/sdram-unused.inc" /* ram_code = 0101 */
|
||||
#include "sdram_inf/sdram-lpddr3-K4E8E324EB-2GB.inc" /* ram_code = 0101 */
|
||||
#include "sdram_inf/sdram-lpddr3-MT52L512M32D2PF-4GB.inc" /* ram_code = 0110 */
|
||||
#include "sdram_inf/sdram-lpddr3-H9CCNNNBJTALAR-4GB.inc" /* ram_code = 0111 */
|
||||
#include "sdram_inf/sdram-lpddr3-MT52L256M32D1PF-2GB.inc" /* ram_code = 1000 */
|
||||
|
|
|
@ -0,0 +1 @@
|
|||
sdram-lpddr3-H9CCNNN8GTMLAR-2GB.inc
|
Loading…
Add table
Reference in a new issue