Emulation/switch-coreboot
1
0
Fork 0
mirror of https://github.com/fail0verflow/switch-coreboot.git synced 2025-05-04 01:39:18 -04:00
Code Issues Projects Releases Packages Wiki Activity Actions

Trivial fixes of printk_debug and a comment from v2.

Browse source 
Signed-off-by: Myles Watson <mylesgw@gmail.com>
Acked-by: Myles Watson <mylesgw@gmail.com>


git-svn-id: svn://coreboot.org/repository/coreboot-v3@957 f3766cd6-281f-0410-b1cd-43a5c92072e9
This commit is contained in:
Myles Watson 2008-10-28 16:06:28 +00:00
parent 12f47ecf89
commit 345f5ac818
4 changed files with 4 additions and 9 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

7
northbridge/amd/k8/coherent_ht.c
View file

@ -1503,12 +1503,7 @@ unsigned setup_smp(void)
nodes = setup_smp8();
#endif
#if CONFIG_USE_PRINTK_IN_CAR
printk_debug("%02x nodes initialized.\r\n", nodes);
#else
print_debug_hex8(nodes);
print_debug(" nodes initialized.\r\n");
#endif
printk(BIOS_DEBUG,"%02x nodes initialized.\r\n", nodes);
return nodes;
}

2
northbridge/amd/k8/domain.c
View file

@ -259,7 +259,7 @@ static void k8_pci_domain_set_resources(struct device * dev)
#if 1
#warning "FIXME improve mtrr.c so we don't use up all of the mtrrs with a 64M MMIO hole"
/* Round the mmio hold to 64M */
/* Round the mmio hole to 64M */
mmio_basek &= ~((64*1024) - 1);
#endif

2
southbridge/amd/sb600/stage1_smbus.c
View file

@ -196,7 +196,7 @@ void alink_ab_indx(unsigned int reg_space, unsigned int reg_addr,
tmp &= ~mask;
tmp |= val;
/* printk_debug("about write %x, index=%x", tmp, (reg_space&0x3)<<30 | reg_addr); */
/* printk(BIOS_DEBUG,"about write %x, index=%x", tmp, (reg_space&0x3)<<30 | reg_addr); */
outl((reg_space & 0x3) << 30 | reg_addr, AB_INDX); /* probably we dont have to do it again. */
outl(tmp, AB_DATA);
}

2
southbridge/nvidia/mcp55/mcp55.c
View file

@ -224,7 +224,7 @@ static void mcp55_enable(struct device *dev)
// reg |= (1<<0);
reg &= ~(0x3f<<4);
if (reg != reg_old) {
printk_debug("mcp55.c pcie enabled\n");
printk(BIOS_DEBUG,"mcp55.c pcie enabled\n");
pci_write_config32(sm_dev, 0xe4, reg);
}
#endif