mirror of
https://github.com/fail0verflow/switch-coreboot.git
synced 2025-05-04 01:39:18 -04:00
soc/intel/skylake: Set FSP-S UPD PchHdaIDispCodecDisconnect to 1
As per Audio PCH team recommendation the iDisplay Audio/SDIN2 should be disabled to bypass InitializeDisplayAudio() function call. Display Audio Codec is HDA-Link Codec, which is not supported in I2S mode BUG=chrome-os-partner:61548 BRANCH=none TEST=Tested to verify that InitializeDisplayAudio() does not get called. Change-Id: Ie0771a8653821e737d10e876313917b4b7c64499 Signed-off-by: Barnali Sarkar <barnali.sarkar@intel.com> Reviewed-on: https://review.coreboot.org/18091 Tested-by: build bot (Jenkins) Reviewed-by: Duncan Laurie <dlaurie@chromium.org>
This commit is contained in:
parent
3c78eae369
commit
32997fb0bc
1 changed files with 1 additions and 0 deletions
|
@ -190,6 +190,7 @@ void platform_fsp_silicon_init_params_cb(FSPS_UPD *supd)
|
|||
params->PchIshEnable = config->IshEnable;
|
||||
params->PchHdaEnable = config->EnableAzalia;
|
||||
params->PchHdaIoBufferOwnership = config->IoBufferOwnership;
|
||||
params->PchHdaIDispCodecDisconnect = 1;
|
||||
params->PchHdaDspEnable = config->DspEnable;
|
||||
params->XdciEnable = config->XdciEnable;
|
||||
params->Device4Enable = config->Device4Enable;
|
||||
|
|
Loading…
Add table
Reference in a new issue