mirror of
https://github.com/fail0verflow/switch-coreboot.git
synced 2025-05-04 01:39:18 -04:00
UPSTREAM: lenovo/x200/board_info.txt: Add SOIC-8 to ROM package
Some X200 use a 4 MiB SOIC-8 flash chip. BUG=None BRANCH=None TEST=None Signed-off-by: Micha Masowski <mtjm@mtjm.eu> Reviewed-on: https://review.coreboot.org/8391 Tested-by: build bot (Jenkins) Reviewed-by: Paul Menzel <paulepanter@users.sourceforge.net> Reviewed-by: Stefan Reinauer <stefan.reinauer@coreboot.org> Change-Id: Ie5bd359ef08cf1be369a026be376c21555d0ea18 Reviewed-on: https://chromium-review.googlesource.com/414556 Commit-Ready: Aaron Durbin <adurbin@chromium.org> Tested-by: Furquan Shaikh <furquan@chromium.org> Reviewed-by: Aaron Durbin <adurbin@chromium.org>
This commit is contained in:
parent
fe7e0d779d
commit
2d4b491088
1 changed files with 1 additions and 1 deletions
|
@ -1,5 +1,5 @@
|
|||
Category: laptop
|
||||
ROM package: SOIC-16
|
||||
ROM package: SOIC-16 or SOIC-8
|
||||
ROM protocol: SPI
|
||||
ROM socketed: n
|
||||
Flashrom support: n
|
||||
|
|
Loading…
Add table
Reference in a new issue