mirror of
https://github.com/fail0verflow/switch-coreboot.git
synced 2025-05-04 01:39:18 -04:00
UPSTREAM: southbridge/nvidia/mcp55: transition away from device_t
Replace the use of the old device_t definition inside southbridge/nvidia/mcp55. BUG=None BRANCH=None TEST=None Signed-off-by: Antonello Dettori <dev@dettori.io> Reviewed-on: https://review.coreboot.org/16487 Tested-by: build bot (Jenkins) Reviewed-by: Martin Roth <martinroth@google.com> Change-Id: I98ac468940eaf6c456fa95540ec3e718edfe26a7 Reviewed-on: https://chromium-review.googlesource.com/385004 Commit-Ready: Furquan Shaikh <furquan@chromium.org> Tested-by: Furquan Shaikh <furquan@chromium.org> Reviewed-by: Aaron Durbin <adurbin@chromium.org>
This commit is contained in:
parent
3425de7de4
commit
2ccf4d85d5
3 changed files with 4 additions and 4 deletions
|
@ -20,7 +20,7 @@
|
|||
|
||||
static unsigned get_sbdn(unsigned bus)
|
||||
{
|
||||
device_t dev;
|
||||
pci_devfn_t dev;
|
||||
|
||||
/* Find the device. */
|
||||
dev = pci_locate_device_on_bus(PCI_ID(PCI_VENDOR_ID_NVIDIA,
|
||||
|
|
|
@ -112,7 +112,7 @@ static void mcp55_early_pcie_setup(unsigned busnx, unsigned devnx,
|
|||
{
|
||||
u32 tgio_ctrl, pll_ctrl, dword;
|
||||
int i;
|
||||
device_t dev;
|
||||
pci_devfn_t dev;
|
||||
|
||||
dev = PCI_DEV(busnx, devnx + 1, 1);
|
||||
|
||||
|
@ -378,7 +378,7 @@ static int mcp55_early_setup_x(void)
|
|||
busnx = ht_c_index * HT_CHAIN_BUSN_D;
|
||||
for (devnx = 0; devnx < 0x20; devnx++) {
|
||||
u32 id;
|
||||
device_t dev;
|
||||
pci_devfn_t dev;
|
||||
dev = PCI_DEV(busnx, devnx, 0);
|
||||
id = pci_read_config32(dev, PCI_VENDOR_ID);
|
||||
if (id == 0x036910de) {
|
||||
|
|
|
@ -25,7 +25,7 @@
|
|||
|
||||
static void enable_smbus(void)
|
||||
{
|
||||
device_t dev;
|
||||
pci_devfn_t dev;
|
||||
dev = pci_locate_device(PCI_ID(0x10de, 0x0368), 0);
|
||||
|
||||
if (dev == PCI_DEV_INVALID)
|
||||
|
|
Loading…
Add table
Reference in a new issue