Emulation/switch-coreboot
1
0
Fork 0
mirror of https://github.com/fail0verflow/switch-coreboot.git synced 2025-05-04 01:39:18 -04:00
Code Issues Projects Releases Packages Wiki Activity Actions

UPSTREAM: purism/librem13: Enable PCIe ports 1 and 2

Browse source 
BUG=none
BRANCH=none
TEST=none

Change-Id: I75b6d7fbd96e665f62c4811a1029c7fc8b3f0bdc
Signed-off-by: Patrick Georgi <pgeorgi@chromium.org>
Original-Commit-Id: 20ec37b80c
Original-Change-Id: I1fa72e59866ee4aad34d4b60e499f6e37acc367f
Original-Signed-off-by: Youness Alaoui <youness.alaoui@puri.sm>
Original-Reviewed-on: https://review.coreboot.org/18410
Original-Tested-by: build bot (Jenkins)
Original-Reviewed-by: Duncan Laurie <dlaurie@chromium.org>
Reviewed-on: https://chromium-review.googlesource.com/445828
This commit is contained in:
Youness Alaoui 2017-02-07 14:01:01 -05:00 • committed by chrome-bot
parent 07915e1456
commit 28bf6288f4
1 changed files with 2 additions and 2 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

4
src/mainboard/purism/librem13/devicetree.cb
View file

@ -49,8 +49,8 @@ chip soc/intel/broadwell
device pci 17.0 off end # SDIO
device pci 19.0 off end # GbE
device pci 1b.0 on end # High Definition Audio
device pci 1c.0 off end # PCIe Port #1
device pci 1c.1 off end # PCIe Port #2
device pci 1c.0 on end # PCIe Port #1
device pci 1c.1 on end # PCIe Port #2
device pci 1c.2 on end # PCIe Port #3 - LAN
device pci 1c.3 on end # PCIe Port #4 - WiFi
device pci 1c.4 off end # PCIe Port #5