Emulation/switch-coreboot
1
0
Fork 0
mirror of https://github.com/fail0verflow/switch-coreboot.git synced 2025-05-04 01:39:18 -04:00
Code Issues Projects Releases Packages Wiki Activity Actions

src/cpu: Improve code formatting

Browse source 
Change-Id: I17d5efe382da5301a9f5d595186d0fb7576725ca
Signed-off-by: Elyes HAOUAS <ehaouas@noos.fr>
Reviewed-on: https://review.coreboot.org/16391
Tested-by: build bot (Jenkins)
Reviewed-by: Andrew Wu <arw@dmp.com.tw>
Reviewed-by: Antonello Dettori <dev@dettori.io>
This commit is contained in:
Elyes HAOUAS 2016-09-01 19:44:56 +02:00 • committed by Martin Roth
parent d1cab66502
commit 2765a893ca
14 changed files with 678 additions and 678 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

30
src/cpu/amd/dualcore/amd_sibling.c
View file

@ -51,17 +51,17 @@ static int get_max_siblings(int nodes)
static void enable_apic_ext_id(int nodes) static void enable_apic_ext_id(int nodes)
{ {
device_t dev; device_t dev;
int nodeid; int nodeid;
//enable APIC_EXIT_ID all the nodes //enable APIC_EXIT_ID all the nodes
for (nodeid=0; nodeid<nodes; nodeid++){ for (nodeid=0; nodeid<nodes; nodeid++){
uint32_t val; uint32_t val;
dev = dev_find_slot(0, PCI_DEVFN(0x18+nodeid, 0)); dev = dev_find_slot(0, PCI_DEVFN(0x18+nodeid, 0));
val = pci_read_config32(dev, 0x68); val = pci_read_config32(dev, 0x68);
val |= (1<<17)|(1<<18); val |= (1<<17)|(1<<18);
pci_write_config32(dev, 0x68, val); pci_write_config32(dev, 0x68, val);
} }
} }
@ -72,13 +72,13 @@ unsigned get_apicid_base(unsigned ioapic_num)
unsigned apicid_base; unsigned apicid_base;
int siblings; int siblings;
unsigned nb_cfg_54; unsigned nb_cfg_54;
int bsp_apic_id = lapicid(); // bsp apicid int bsp_apic_id = lapicid(); // bsp apicid
get_option(&disable_siblings, "multi_core"); get_option(&disable_siblings, "multi_core");
//get the nodes number //get the nodes number
dev = dev_find_slot(0, PCI_DEVFN(0x18,0)); dev = dev_find_slot(0, PCI_DEVFN(0x18,0));
nodes = ((pci_read_config32(dev, 0x60)>>4) & 7) + 1; nodes = ((pci_read_config32(dev, 0x60)>>4) & 7) + 1;
siblings = get_max_siblings(nodes); siblings = get_max_siblings(nodes);
@ -111,9 +111,9 @@ unsigned get_apicid_base(unsigned ioapic_num)
and the kernel will try to get one that is small than 16 to make IOAPIC work. and the kernel will try to get one that is small than 16 to make IOAPIC work.
I don't know when the kernel can support 256 APIC id. (APIC_EXT_ID is enabled) */ I don't know when the kernel can support 256 APIC id. (APIC_EXT_ID is enabled) */
//4:10 for two way 8:12 for four way 16:16 for eight way //4:10 for two way 8:12 for four way 16:16 for eight way
//Use CONFIG_MAX_PHYSICAL_CPUS instead of nodes for better consistency? //Use CONFIG_MAX_PHYSICAL_CPUS instead of nodes for better consistency?
apicid_base = nb_cfg_54 ? (siblings+1) * nodes : 8 * siblings + nodes; apicid_base = nb_cfg_54 ? (siblings+1) * nodes : 8 * siblings + nodes;
} }
else { else {

18
src/cpu/amd/dualcore/dualcore.c
View file

@ -18,16 +18,16 @@ static inline unsigned get_core_num_in_bsp(unsigned nodeid)
static inline uint8_t set_apicid_cpuid_lo(void) static inline uint8_t set_apicid_cpuid_lo(void)
{ {
#if !CONFIG_K8_REV_F_SUPPORT #if !CONFIG_K8_REV_F_SUPPORT
if (is_cpu_pre_e0()) return 0; // pre_e0 can not be set if (is_cpu_pre_e0()) return 0; // pre_e0 can not be set
#endif #endif
// set the NB_CFG[54]=1; why the OS will be happy with that ??? // set the NB_CFG[54]=1; why the OS will be happy with that ???
msr_t msr; msr_t msr;
msr = rdmsr(NB_CFG_MSR); msr = rdmsr(NB_CFG_MSR);
msr.hi |= (1<<(54-32)); // InitApicIdCpuIdLo msr.hi |= (1<<(54-32)); // InitApicIdCpuIdLo
wrmsr(NB_CFG_MSR, msr); wrmsr(NB_CFG_MSR, msr);
return 1; return 1;
} }
static inline void real_start_other_core(unsigned nodeid) static inline void real_start_other_core(unsigned nodeid)
@ -53,9 +53,9 @@ static inline void start_other_cores(void)
return; // disable multi_core return; // disable multi_core
} }
nodes = get_nodes(); nodes = get_nodes();
for (nodeid=0; nodeid<nodes; nodeid++) { for (nodeid=0; nodeid<nodes; nodeid++) {
if ( get_core_num_in_bsp(nodeid) > 0) { if ( get_core_num_in_bsp(nodeid) > 0) {
real_start_other_core(nodeid); real_start_other_core(nodeid);
} }

24
src/cpu/amd/dualcore/dualcore_id.c
View file

@ -9,9 +9,9 @@
//called by bus_cpu_scan too //called by bus_cpu_scan too
unsigned int read_nb_cfg_54(void) unsigned int read_nb_cfg_54(void)
{ {
msr_t msr; msr_t msr;
msr = rdmsr(NB_CFG_MSR); msr = rdmsr(NB_CFG_MSR);
return ( ( msr.hi >> (54-32)) & 1); return ( ( msr.hi >> (54-32)) & 1);
} }
u32 get_initial_apicid(void) u32 get_initial_apicid(void)
@ -27,17 +27,17 @@ struct node_core_id get_node_core_id(unsigned nb_cfg_54)
struct node_core_id id; struct node_core_id id;
// get the apicid via cpuid(1) ebx[27:24] // get the apicid via cpuid(1) ebx[27:24]
if ( nb_cfg_54) { if ( nb_cfg_54) {
// when NB_CFG[54] is set, nodeid = ebx[27:25], coreid = ebx[24] // when NB_CFG[54] is set, nodeid = ebx[27:25], coreid = ebx[24]
id.coreid = (cpuid_ebx(1) >> 24) & 0xf; id.coreid = (cpuid_ebx(1) >> 24) & 0xf;
id.nodeid = (id.coreid>>CORE_ID_BIT); id.nodeid = (id.coreid>>CORE_ID_BIT);
id.coreid &= ((1<<CORE_ID_BIT)-1); id.coreid &= ((1<<CORE_ID_BIT)-1);
} }
else else
{ {
// when NB_CFG[54] is clear, nodeid = ebx[26:24], coreid = ebx[27] // when NB_CFG[54] is clear, nodeid = ebx[26:24], coreid = ebx[27]
id.nodeid = (cpuid_ebx(1) >> 24) & 0xf; id.nodeid = (cpuid_ebx(1) >> 24) & 0xf;
id.coreid = (id.nodeid>>NODE_ID_BIT); id.coreid = (id.nodeid>>NODE_ID_BIT);
id.nodeid &= ((1<<NODE_ID_BIT)-1); id.nodeid &= ((1<<NODE_ID_BIT)-1);
} }
return id; return id;
} }

172
src/cpu/amd/family_10h-family_15h/fidvid.c
View file

@ -28,15 +28,15 @@ Fam10 Bios and Kernel Development Guide #31116, rev 3.48, April 22, 2010
2.- COF/VID : 2.- COF/VID :
2.4.2.9.1 Steps 1,3-6 and warning for 2,7 if they apply 2.4.2.9.1 Steps 1,3-6 and warning for 2,7 if they apply
fixPsNbVidBeforeWR(...) fixPsNbVidBeforeWR(...)
2.4.2.9.1 Step 8 enable_fid_change 2.4.2.9.1 Step 8 enable_fid_change
We do this for all nodes, I don't understand BKDG 100% on We do this for all nodes, I don't understand BKDG 100% on
whether this is or isn't meant by "on the local whether this is or isn't meant by "on the local
processor". Must be OK. processor". Must be OK.
2.4.2.9.1 Steps 9-10 (repeat 1-7 and reset) romstage.c/init_cpus ? 2.4.2.9.1 Steps 9-10 (repeat 1-7 and reset) romstage.c/init_cpus ?
2.4.2.9.1 Steps 11-12 init_fidvid_stage2 2.4.2.9.1 Steps 11-12 init_fidvid_stage2
2.4.2.9.2 DualPlane PVI : Not supported, don't know how to detect, 2.4.2.9.2 DualPlane PVI : Not supported, don't know how to detect,
needs specific circuitry. needs specific circuitry.
3.- 2.4.2.7 dualPlaneOnly(dev) 3.- 2.4.2.7 dualPlaneOnly(dev)
@ -49,12 +49,12 @@ Fam10 Bios and Kernel Development Guide #31116, rev 3.48, April 22, 2010
b) setVSRamp(), called from prep_fid_change b) setVSRamp(), called from prep_fid_change
c) prep_fid_change c) prep_fid_change
d) improperly, for lack of voltage regulator details?, d) improperly, for lack of voltage regulator details?,
F3xA0[PsiVidEn] in defaults.h F3xA0[PsiVidEn] in defaults.h
F3xA0[PsiVid] in init_cpus.c AMD_SetupPSIVID_d (before prep_fid_change) F3xA0[PsiVid] in init_cpus.c AMD_SetupPSIVID_d (before prep_fid_change)
7.- TODO (Core Performance Boost is only available in revision E cpus, and we 7.- TODO (Core Performance Boost is only available in revision E cpus, and we
don't seem to support those yet, at least they don't have any don't seem to support those yet, at least they don't have any
constant in amddefs.h ) constant in amddefs.h )
8.- FIXME ? Transition to min Pstate according to 2.4.2.15.3 is required 8.- FIXME ? Transition to min Pstate according to 2.4.2.15.3 is required
by 2.4.2.6 after warm reset. But 2.4.2.15 states that it is not required by 2.4.2.6 after warm reset. But 2.4.2.15 states that it is not required
@ -250,13 +250,13 @@ static int vidTo100uV(u8 vid)
static void setVSRamp(device_t dev) { static void setVSRamp(device_t dev) {
/* BKDG r31116 2010-04-22 2.4.1.7 step b F3xD8[VSRampTime] /* BKDG r31116 2010-04-22 2.4.1.7 step b F3xD8[VSRampTime]
* If this field accepts 8 values between 10 and 500 us why * If this field accepts 8 values between 10 and 500 us why
* does page 324 say "BIOS should set this field to 001b." * does page 324 say "BIOS should set this field to 001b."
* (20 us) ? * (20 us) ?
* Shouldn't it depend on the voltage regulators, mainboard * Shouldn't it depend on the voltage regulators, mainboard
* or something ? * or something ?
*/ */
u32 dword; u32 dword;
dword = pci_read_config32(dev, 0xd8); dword = pci_read_config32(dev, 0xd8);
dword &= VSRAMP_MASK; dword &= VSRAMP_MASK;
dword |= VSRAMP_VALUE; dword |= VSRAMP_VALUE;
@ -274,12 +274,12 @@ static void recalculateVsSlamTimeSettingOnCorePre(device_t dev)
/* This function calculates the VsSlamTime using the range of possible /* This function calculates the VsSlamTime using the range of possible
* voltages instead of a hardcoded 200us. * voltages instead of a hardcoded 200us.
* Note: his function is called only from prep_fid_change, * Note: his function is called only from prep_fid_change,
* and that from init_cpus.c finalize_node_setup() * and that from init_cpus.c finalize_node_setup()
* (after set AMD MSRs and init ht ) * (after set AMD MSRs and init ht )
*/ */
/* BKDG r31116 2010-04-22 2.4.1.7 step b F3xD8[VSSlamTime] */ /* BKDG r31116 2010-04-22 2.4.1.7 step b F3xD8[VSSlamTime] */
/* Calculate Slam Time /* Calculate Slam Time
* Vslam = (mobileCPU?0.2:0.4)us/mV * (Vp0 - (lowest out of Vpmin or Valt)) mV * Vslam = (mobileCPU?0.2:0.4)us/mV * (Vp0 - (lowest out of Vpmin or Valt)) mV
* In our case, we will scale the values by 100 to avoid * In our case, we will scale the values by 100 to avoid
@ -299,16 +299,16 @@ static void recalculateVsSlamTimeSettingOnCorePre(device_t dev)
} }
/* Get P0's voltage */ /* Get P0's voltage */
/* MSRC001_00[68:64] are not programmed yet when called from /* MSRC001_00[68:64] are not programmed yet when called from
prep_fid_change, one might use F4x1[F0:E0] instead, but prep_fid_change, one might use F4x1[F0:E0] instead, but
theoretically MSRC001_00[68:64] are equal to them after theoretically MSRC001_00[68:64] are equal to them after
reset. */ reset. */
msr = rdmsr(0xC0010064); msr = rdmsr(0xC0010064);
highVoltageVid = (u8) ((msr.lo >> PS_CPU_VID_SHFT) & 0x7F); highVoltageVid = (u8) ((msr.lo >> PS_CPU_VID_SHFT) & 0x7F);
if (!(msr.hi & 0x80000000)) { if (!(msr.hi & 0x80000000)) {
printk(BIOS_ERR,"P-state info in MSRC001_0064 is invalid !!!\n"); printk(BIOS_ERR,"P-state info in MSRC001_0064 is invalid !!!\n");
highVoltageVid = (u8) ((pci_read_config32(dev, 0x1E0) highVoltageVid = (u8) ((pci_read_config32(dev, 0x1E0)
>> PS_CPU_VID_SHFT) & 0x7F); >> PS_CPU_VID_SHFT) & 0x7F);
} }
/* If SVI, we only care about CPU VID. /* If SVI, we only care about CPU VID.
@ -327,15 +327,15 @@ static void recalculateVsSlamTimeSettingOnCorePre(device_t dev)
/* Get PSmax's VID */ /* Get PSmax's VID */
msr = rdmsr(0xC0010064 + bValue); msr = rdmsr(0xC0010064 + bValue);
lowVoltageVid = (u8) ((msr.lo >> PS_CPU_VID_SHFT) & 0x7F); lowVoltageVid = (u8) ((msr.lo >> PS_CPU_VID_SHFT) & 0x7F);
if (!(msr.hi & 0x80000000)) { if (!(msr.hi & 0x80000000)) {
printk(BIOS_ERR,"P-state info in MSR%8x is invalid !!!\n",0xC0010064 + bValue); printk(BIOS_ERR,"P-state info in MSR%8x is invalid !!!\n",0xC0010064 + bValue);
lowVoltageVid = (u8) ((pci_read_config32(dev, 0x1E0+(bValue*4)) lowVoltageVid = (u8) ((pci_read_config32(dev, 0x1E0+(bValue*4))
>> PS_CPU_VID_SHFT) & 0x7F); >> PS_CPU_VID_SHFT) & 0x7F);
} }
/* If SVI, we only care about CPU VID. /* If SVI, we only care about CPU VID.
* If PVI, determine the higher voltage b/t NB and CPU * If PVI, determine the higher voltage b/t NB and CPU
* BKDG 2.4.1.7 (a) * BKDG 2.4.1.7 (a)
*/ */
if (pviModeFlag) { if (pviModeFlag) {
bValue = (u8) ((msr.lo >> PS_NB_VID_SHFT) & 0x7F); bValue = (u8) ((msr.lo >> PS_NB_VID_SHFT) & 0x7F);
@ -351,7 +351,7 @@ static void recalculateVsSlamTimeSettingOnCorePre(device_t dev)
if (lowVoltageVid < bValue) if (lowVoltageVid < bValue)
lowVoltageVid = bValue; lowVoltageVid = bValue;
u8 mobileFlag = get_platform_type() & AMD_PTYPE_MOB; u8 mobileFlag = get_platform_type() & AMD_PTYPE_MOB;
minimumSlamTime = (mobileFlag?2:4) * (vidTo100uV(highVoltageVid) - vidTo100uV(lowVoltageVid)); /* * 0.01 us */ minimumSlamTime = (mobileFlag?2:4) * (vidTo100uV(highVoltageVid) - vidTo100uV(lowVoltageVid)); /* * 0.01 us */
@ -372,20 +372,20 @@ static void recalculateVsSlamTimeSettingOnCorePre(device_t dev)
} }
static u32 nb_clk_did(uint8_t node, uint64_t cpuRev, uint8_t procPkg) { static u32 nb_clk_did(uint8_t node, uint64_t cpuRev, uint8_t procPkg) {
uint8_t link0isGen3 = 0; uint8_t link0isGen3 = 0;
uint8_t offset; uint8_t offset;
if (AMD_CpuFindCapability(node, 0, &offset)) { if (AMD_CpuFindCapability(node, 0, &offset)) {
link0isGen3 = (AMD_checkLinkType(node, offset) & HTPHY_LINKTYPE_HT3 ); link0isGen3 = (AMD_checkLinkType(node, offset) & HTPHY_LINKTYPE_HT3 );
} }
/* FIXME: NB_CLKDID should be 101b for AMD_DA_C2 in package /* FIXME: NB_CLKDID should be 101b for AMD_DA_C2 in package
S1g3 in link Gen3 mode, but I don't know how to tell S1g3 in link Gen3 mode, but I don't know how to tell
package S1g3 from S1g4 */ package S1g3 from S1g4 */
if ((cpuRev & AMD_DA_C2) && (procPkg & AMD_PKGTYPE_S1gX) if ((cpuRev & AMD_DA_C2) && (procPkg & AMD_PKGTYPE_S1gX)
&& link0isGen3) { && link0isGen3) {
return 5 ; /* divide clk by 128*/ return 5 ; /* divide clk by 128*/
} else { } else {
return 4 ; /* divide clk by 16 */ return 4 ; /* divide clk by 16 */
} }
} }
@ -447,7 +447,7 @@ static u32 power_up_down(int node, u8 procPkg) {
} }
static void config_clk_power_ctrl_reg0(uint8_t node, uint64_t cpuRev, uint8_t procPkg) { static void config_clk_power_ctrl_reg0(uint8_t node, uint64_t cpuRev, uint8_t procPkg) {
device_t dev = NODE_PCI(node, 3); device_t dev = NODE_PCI(node, 3);
/* Program fields in Clock Power/Control register0 (F3xD4) */ /* Program fields in Clock Power/Control register0 (F3xD4) */
@ -458,14 +458,14 @@ static void config_clk_power_ctrl_reg0(uint8_t node, uint64_t cpuRev, uint8_t pr
* PowerStepDown= "platform dependent" * PowerStepDown= "platform dependent"
* LinkPllLink=01b * LinkPllLink=01b
* ClkRampHystCtl=HW default * ClkRampHystCtl=HW default
* ClkRampHystSel=1111b * ClkRampHystSel=1111b
*/ */
uint32_t dword= pci_read_config32(dev, 0xd4); uint32_t dword= pci_read_config32(dev, 0xd4);
dword &= CPTC0_MASK; dword &= CPTC0_MASK;
dword |= NB_CLKDID_ALL | LNK_PLL_LOCK | CLK_RAMP_HYST_SEL_VAL; dword |= NB_CLKDID_ALL | LNK_PLL_LOCK | CLK_RAMP_HYST_SEL_VAL;
dword |= (nb_clk_did(node,cpuRev,procPkg) << NB_CLKDID_SHIFT); dword |= (nb_clk_did(node,cpuRev,procPkg) << NB_CLKDID_SHIFT);
dword |= power_up_down(node, procPkg); dword |= power_up_down(node, procPkg);
pci_write_config32(dev, 0xd4, dword); pci_write_config32(dev, 0xd4, dword);
@ -484,19 +484,19 @@ static void config_power_ctrl_misc_reg(device_t dev, uint64_t cpuRev, uint8_t pr
/* set slamVidMode to 1 for SVI */ /* set slamVidMode to 1 for SVI */
dword |= VID_SLAM_ON; dword |= VID_SLAM_ON;
} }
/* set the rest of A0 since we're at it... */ /* set the rest of A0 since we're at it... */
if (cpuRev & (AMD_DA_Cx | AMD_RB_C3 )) { if (cpuRev & (AMD_DA_Cx | AMD_RB_C3 )) {
dword |= NB_PSTATE_FORCE_ON; dword |= NB_PSTATE_FORCE_ON;
} // else should we clear it ? } // else should we clear it ?
if ((procPkg == AMD_PKGTYPE_G34) || (procPkg == AMD_PKGTYPE_C32) ) { if ((procPkg == AMD_PKGTYPE_G34) || (procPkg == AMD_PKGTYPE_C32) ) {
dword |= BP_INS_TRI_EN_ON ; dword |= BP_INS_TRI_EN_ON ;
} }
/* TODO: look into C1E state and F3xA0[IdleExitEn]*/ /* TODO: look into C1E state and F3xA0[IdleExitEn]*/
#if CONFIG_SVI_HIGH_FREQ #if CONFIG_SVI_HIGH_FREQ
if (cpuRev & AMD_FAM10_C3) { if (cpuRev & AMD_FAM10_C3) {
dword |= SVI_HIGH_FREQ_ON; dword |= SVI_HIGH_FREQ_ON;
} }
@ -508,10 +508,10 @@ static void config_nb_syn_ptr_adj(device_t dev, uint64_t cpuRev) {
/* Note the following settings are additional from the ported /* Note the following settings are additional from the ported
* function setFidVidRegs() * function setFidVidRegs()
*/ */
/* adjust FIFO between nb and core clocks to max allowed /* adjust FIFO between nb and core clocks to max allowed
values (min latency) */ values (min latency) */
uint32_t nbPstate = pci_read_config32(dev,0x1f0) & NB_PSTATE_MASK; uint32_t nbPstate = pci_read_config32(dev,0x1f0) & NB_PSTATE_MASK;
uint8_t nbSynPtrAdj; uint8_t nbSynPtrAdj;
if ((cpuRev & (AMD_DR_Bx | AMD_DA_Cx | AMD_FAM15_ALL) ) if ((cpuRev & (AMD_DR_Bx | AMD_DA_Cx | AMD_FAM15_ALL) )
|| ((cpuRev & AMD_RB_C3) && (nbPstate != 0))) { || ((cpuRev & AMD_RB_C3) && (nbPstate != 0))) {
nbSynPtrAdj = 5; nbSynPtrAdj = 5;
@ -520,9 +520,9 @@ static void config_nb_syn_ptr_adj(device_t dev, uint64_t cpuRev) {
} }
uint32_t dword = pci_read_config32(dev, 0xdc); uint32_t dword = pci_read_config32(dev, 0xdc);
dword &= ~NB_SYN_PTR_ADJ_MASK; dword &= ~NB_SYN_PTR_ADJ_MASK;
dword |= nbSynPtrAdj << NB_SYN_PTR_ADJ_POS; dword |= nbSynPtrAdj << NB_SYN_PTR_ADJ_POS;
/* NbsynPtrAdj set to 5 or 6 per BKDG (needs reset) */ /* NbsynPtrAdj set to 5 or 6 per BKDG (needs reset) */
pci_write_config32(dev, 0xdc, dword); pci_write_config32(dev, 0xdc, dword);
} }
@ -592,7 +592,7 @@ static void config_acpi_pwr_state_ctrl_regs(device_t dev, uint64_t cpuRev, uint8
static void prep_fid_change(void) static void prep_fid_change(void)
{ {
u32 dword; u32 dword;
u32 nodes; u32 nodes;
device_t dev; device_t dev;
int i; int i;
@ -604,8 +604,8 @@ static void prep_fid_change(void)
for (i = 0; i < nodes; i++) { for (i = 0; i < nodes; i++) {
printk(BIOS_DEBUG, "Prep FID/VID Node:%02x\n", i); printk(BIOS_DEBUG, "Prep FID/VID Node:%02x\n", i);
dev = NODE_PCI(i, 3); dev = NODE_PCI(i, 3);
uint64_t cpuRev = mctGetLogicalCPUID(0xFF) ; uint64_t cpuRev = mctGetLogicalCPUID(0xFF) ;
u8 procPkg = mctGetProcessorPackageType(); u8 procPkg = mctGetProcessorPackageType();
setVSRamp(dev); setVSRamp(dev);
/* BKDG r31116 2010-04-22 2.4.1.7 step b F3xD8[VSSlamTime] */ /* BKDG r31116 2010-04-22 2.4.1.7 step b F3xD8[VSSlamTime] */
@ -614,7 +614,7 @@ static void prep_fid_change(void)
config_clk_power_ctrl_reg0(i,cpuRev,procPkg); config_clk_power_ctrl_reg0(i,cpuRev,procPkg);
config_power_ctrl_misc_reg(dev,cpuRev,procPkg); config_power_ctrl_misc_reg(dev,cpuRev,procPkg);
config_nb_syn_ptr_adj(dev,cpuRev); config_nb_syn_ptr_adj(dev,cpuRev);
config_acpi_pwr_state_ctrl_regs(dev,cpuRev,procPkg); config_acpi_pwr_state_ctrl_regs(dev,cpuRev,procPkg);
@ -696,7 +696,7 @@ static void set_pstate(u32 nonBoostedPState) {
if (!skip_wait) { if (!skip_wait) {
/* Wait for core to transition to P0 */ /* Wait for core to transition to P0 */
waitCurrentPstate(nonBoostedPState); waitCurrentPstate(nonBoostedPState);
} }
} }
@ -737,8 +737,8 @@ static void fixPsNbVidBeforeWR(u32 newNbVid, u32 coreid, u32 dev, u8 pviMode)
* transition to P1 on all cores, * transition to P1 on all cores,
* then transition to P0 on core 0. * then transition to P0 on core 0.
* Wait for MSRC001_0063[CurPstate] = 000b on core 0. * Wait for MSRC001_0063[CurPstate] = 000b on core 0.
* see BKDG rev 3.48 2.4.2.9.1 BIOS NB COF and VID Configuration * see BKDG rev 3.48 2.4.2.9.1 BIOS NB COF and VID Configuration
* for SVI and Single-Plane PVI Systems * for SVI and Single-Plane PVI Systems
*/ */
msr = rdmsr(0xc0010071); msr = rdmsr(0xc0010071);
@ -752,12 +752,12 @@ static void fixPsNbVidBeforeWR(u32 newNbVid, u32 coreid, u32 dev, u8 pviMode)
wrmsr(0xC0010065, msr); wrmsr(0xC0010065, msr);
wrmsr(0xC0010064, msr); wrmsr(0xC0010064, msr);
/* missing step 2 from BDKG , F3xDC[PstateMaxVal] = /* missing step 2 from BDKG , F3xDC[PstateMaxVal] =
* max(1,F3xDC[PstateMaxVal] ) because it would take * max(1,F3xDC[PstateMaxVal] ) because it would take
* synchronization between cores and we don't think * synchronization between cores and we don't think
* PstatMaxVal is going to be 0 on cold reset anyway ? * PstatMaxVal is going to be 0 on cold reset anyway ?
*/ */
if (!(pci_read_config32(dev, 0xdc) & (~PS_MAX_VAL_MASK))) { if (!(pci_read_config32(dev, 0xdc) & (~PS_MAX_VAL_MASK))) {
printk(BIOS_ERR,"F3xDC[PstateMaxVal] is zero. Northbridge voltage setting will fail. fixPsNbVidBeforeWR in fidvid.c needs fixing. See AMD # 31116 rev 3.48 BKDG 2.4.2.9.1\n"); printk(BIOS_ERR,"F3xDC[PstateMaxVal] is zero. Northbridge voltage setting will fail. fixPsNbVidBeforeWR in fidvid.c needs fixing. See AMD # 31116 rev 3.48 BKDG 2.4.2.9.1\n");
}; };
@ -767,13 +767,13 @@ static void fixPsNbVidBeforeWR(u32 newNbVid, u32 coreid, u32 dev, u8 pviMode)
if (pviMode) { /* single plane*/ if (pviMode) { /* single plane*/
UpdateSinglePlaneNbVid(); UpdateSinglePlaneNbVid();
} }
// Transition to P1 for all APs and P0 for core0. // Transition to P1 for all APs and P0 for core0.
set_pstate(1); set_pstate(1);
if (coreid == 0) { if (coreid == 0) {
set_pstate(0); set_pstate(0);
} }
/* missing step 7 (restore PstateMax to 0 if needed) because /* missing step 7 (restore PstateMax to 0 if needed) because
@ -795,11 +795,11 @@ static u32 needs_NB_COF_VID_update(void)
nodes = get_nodes(); nodes = get_nodes();
nb_cof_vid_update = 0; nb_cof_vid_update = 0;
for (i = 0; i < nodes; i++) { for (i = 0; i < nodes; i++) {
uint64_t cpuRev = mctGetLogicalCPUID(i); uint64_t cpuRev = mctGetLogicalCPUID(i);
u32 nbCofVidUpdateDefined = (cpuRev & (AMD_FAM10_LT_D)); u32 nbCofVidUpdateDefined = (cpuRev & (AMD_FAM10_LT_D));
if (nbCofVidUpdateDefined if (nbCofVidUpdateDefined
&& (pci_read_config32(NODE_PCI(i, 3), 0x1FC) && (pci_read_config32(NODE_PCI(i, 3), 0x1FC)
& NB_COF_VID_UPDATE_MASK)) { & NB_COF_VID_UPDATE_MASK)) {
nb_cof_vid_update = 1; nb_cof_vid_update = 1;
break; break;
} }
@ -827,11 +827,11 @@ static u32 init_fidvid_core(u32 nodeid, u32 coreid)
reg1fc = pci_read_config32(dev, 0x1FC); reg1fc = pci_read_config32(dev, 0x1FC);
if (nb_cof_vid_update) { if (nb_cof_vid_update) {
vid_max = (reg1fc & SINGLE_PLANE_NB_VID_MASK ) >> SINGLE_PLANE_NB_VID_SHIFT ; vid_max = (reg1fc & SINGLE_PLANE_NB_VID_MASK ) >> SINGLE_PLANE_NB_VID_SHIFT ;
fid_max = (reg1fc & SINGLE_PLANE_NB_FID_MASK ) >> SINGLE_PLANE_NB_FID_SHIFT ; fid_max = (reg1fc & SINGLE_PLANE_NB_FID_MASK ) >> SINGLE_PLANE_NB_FID_SHIFT ;
if (!pvimode) { /* SVI, dual power plane */ if (!pvimode) { /* SVI, dual power plane */
vid_max = vid_max - ((reg1fc & DUAL_PLANE_NB_VID_OFF_MASK ) >> DUAL_PLANE_NB_VID_SHIFT ); vid_max = vid_max - ((reg1fc & DUAL_PLANE_NB_VID_OFF_MASK ) >> DUAL_PLANE_NB_VID_SHIFT );
fid_max = fid_max + ((reg1fc & DUAL_PLANE_NB_FID_OFF_MASK ) >> DUAL_PLANE_NB_FID_SHIFT ); fid_max = fid_max + ((reg1fc & DUAL_PLANE_NB_FID_OFF_MASK ) >> DUAL_PLANE_NB_FID_SHIFT );
} }
/* write newNbVid to P-state Reg's NbVid always if NbVidUpdatedAll=1 */ /* write newNbVid to P-state Reg's NbVid always if NbVidUpdatedAll=1 */
@ -855,7 +855,7 @@ static void init_fidvid_ap(u32 apicid, u32 nodeid, u32 coreid)
printk(BIOS_DEBUG, "FIDVID on AP: %02x\n", apicid); printk(BIOS_DEBUG, "FIDVID on AP: %02x\n", apicid);
send = init_fidvid_core(nodeid, coreid); send = init_fidvid_core(nodeid, coreid);
send |= (apicid << 24); // ap apicid send |= (apicid << 24); // ap apicid
// Send signal to BSP about this AP max fid // Send signal to BSP about this AP max fid
@ -925,7 +925,7 @@ static void fixPsNbVidAfterWR(u32 newNbVid, u8 NbVidUpdatedAll,u8 pviMode)
u8 StartupPstate; u8 StartupPstate;
/* BKDG 2.4.2.9.1 11-12 /* BKDG 2.4.2.9.1 11-12
* This function copies newNbVid to NbVid bits in P-state * This function copies newNbVid to NbVid bits in P-state
* Registers[4:0] if its NbDid bit=0, and IddValue!=0 in case of * Registers[4:0] if its NbDid bit=0, and IddValue!=0 in case of
* NbVidUpdatedAll =0 or copies newNbVid to NbVid bits in * NbVidUpdatedAll =0 or copies newNbVid to NbVid bits in
* P-state Registers[4:0] if its IddValue!=0 in case of * P-state Registers[4:0] if its IddValue!=0 in case of
@ -937,26 +937,26 @@ static void fixPsNbVidAfterWR(u32 newNbVid, u8 NbVidUpdatedAll,u8 pviMode)
msr = rdmsr(0xC0010064 + i); msr = rdmsr(0xC0010064 + i);
/* NbDid (bit 22 of P-state Reg) == 0 or NbVidUpdatedAll = 1 */ /* NbDid (bit 22 of P-state Reg) == 0 or NbVidUpdatedAll = 1 */
if ( (msr.hi & PS_IDD_VALUE_MASK) if ( (msr.hi & PS_IDD_VALUE_MASK)
&& (msr.hi & PS_EN_MASK) && (msr.hi & PS_EN_MASK)
&&(((msr.lo & PS_NB_DID_MASK) == 0) || NbVidUpdatedAll)) { &&(((msr.lo & PS_NB_DID_MASK) == 0) || NbVidUpdatedAll)) {
msr.lo &= PS_NB_VID_M_OFF; msr.lo &= PS_NB_VID_M_OFF;
msr.lo |= (newNbVid & 0x7F) << PS_NB_VID_SHFT; msr.lo |= (newNbVid & 0x7F) << PS_NB_VID_SHFT;
wrmsr(0xC0010064 + i, msr); wrmsr(0xC0010064 + i, msr);
} }
} }
/* Not documented. Would overwrite Nb_Vids just copied /* Not documented. Would overwrite Nb_Vids just copied
* should we just update cpu_vid or nothing at all ? * should we just update cpu_vid or nothing at all ?
*/ */
if (pviMode) { //single plane if (pviMode) { //single plane
UpdateSinglePlaneNbVid(); UpdateSinglePlaneNbVid();
} }
/* For each core in the system, transition all cores to StartupPstate */ /* For each core in the system, transition all cores to StartupPstate */
msr = rdmsr(0xC0010071); msr = rdmsr(0xC0010071);
StartupPstate = msr.hi & 0x07; StartupPstate = msr.hi & 0x07;
/* Set and wait for StartupPstate to set. */ /* Set and wait for StartupPstate to set. */
set_pstate(StartupPstate); set_pstate(StartupPstate);
} }
@ -1009,9 +1009,9 @@ static void init_fidvid_stage2(u32 apicid, u32 nodeid)
dtemp |= PLLLOCK_DFT_L; dtemp |= PLLLOCK_DFT_L;
pci_write_config32(dev, 0xA0, dtemp); pci_write_config32(dev, 0xA0, dtemp);
dualPlaneOnly(dev); dualPlaneOnly(dev);
applyBoostFIDOffset(dev, nodeid); applyBoostFIDOffset(dev, nodeid);
enableNbPState1(dev); enableNbPState1(dev);
finalPstateChange(); finalPstateChange();

10
src/cpu/amd/family_10h-family_15h/tsc_freq.c
View file

@ -24,11 +24,11 @@ unsigned long tsc_freq_mhz(void)
uint8_t cpudid; uint8_t cpudid;
/* On Family 10h/15h CPUs the TSC increments /* On Family 10h/15h CPUs the TSC increments
* at the P0 clock rate. Read the P0 clock * at the P0 clock rate. Read the P0 clock
* frequency from the P0 MSR and convert * frequency from the P0 MSR and convert
* to MHz. See also the Family 15h BKDG * to MHz. See also the Family 15h BKDG
* Rev. 3.14 page 569. * Rev. 3.14 page 569.
*/ */
msr = rdmsr(0xc0010064); msr = rdmsr(0xc0010064);
cpufid = (msr.lo & 0x3f); cpufid = (msr.lo & 0x3f);
cpudid = (msr.lo & 0x1c0) >> 6; cpudid = (msr.lo & 0x1c0) >> 6;

4
src/cpu/amd/family_10h-family_15h/update_microcode.c
View file

@ -18,8 +18,8 @@
#include <cpu/amd/microcode.h> #include <cpu/amd/microcode.h>
struct id_mapping { struct id_mapping {
uint32_t orig_id; uint32_t orig_id;
uint16_t new_id; uint16_t new_id;
}; };
static u16 get_equivalent_processor_rev_id(u32 orig_id) { static u16 get_equivalent_processor_rev_id(u32 orig_id) {

6
src/cpu/amd/model_fxx/model_fxx_init.c
View file

@ -44,9 +44,9 @@ void cpus_ready_for_init(void)
{ {
#if CONFIG_K8_REV_F_SUPPORT #if CONFIG_K8_REV_F_SUPPORT
#if CONFIG_MEM_TRAIN_SEQ == 1 #if CONFIG_MEM_TRAIN_SEQ == 1
struct sys_info *sysinfox = (struct sys_info *)((CONFIG_RAMTOP) - sizeof(*sysinfox)); struct sys_info *sysinfox = (struct sys_info *)((CONFIG_RAMTOP) - sizeof(*sysinfox));
// wait for ap memory to trained // wait for ap memory to trained
wait_all_core0_mem_trained(sysinfox); wait_all_core0_mem_trained(sysinfox);
#endif #endif
#endif #endif
} }

40
src/cpu/amd/model_fxx/model_fxx_update_microcode.c
View file

@ -20,33 +20,33 @@
#include <cpu/amd/microcode.h> #include <cpu/amd/microcode.h>
struct id_mapping { struct id_mapping {
uint32_t orig_id; uint32_t orig_id;
uint16_t new_id; uint16_t new_id;
}; };
static u16 get_equivalent_processor_rev_id(u32 orig_id) { static u16 get_equivalent_processor_rev_id(u32 orig_id) {
static const struct id_mapping id_mapping_table[] = { static const struct id_mapping id_mapping_table[] = {
#if !CONFIG_K8_REV_F_SUPPORT #if !CONFIG_K8_REV_F_SUPPORT
{ 0x0f48, 0x0048 }, { 0x0f48, 0x0048 },
{ 0x0f58, 0x0048 }, { 0x0f58, 0x0048 },
{ 0x0f4a, 0x004a }, { 0x0f4a, 0x004a },
{ 0x0f5a, 0x004a }, { 0x0f5a, 0x004a },
{ 0x0f7a, 0x004a }, { 0x0f7a, 0x004a },
{ 0x0f82, 0x004a }, { 0x0f82, 0x004a },
{ 0x0fc0, 0x004a }, { 0x0fc0, 0x004a },
{ 0x0ff0, 0x004a }, { 0x0ff0, 0x004a },
{ 0x10f50, 0x0150 }, { 0x10f50, 0x0150 },
{ 0x10f70, 0x0150 }, { 0x10f70, 0x0150 },
{ 0x10f80, 0x0150 }, { 0x10f80, 0x0150 },
{ 0x10fc0, 0x0150 }, { 0x10fc0, 0x0150 },
{ 0x10ff0, 0x0150 }, { 0x10ff0, 0x0150 },
{ 0x20f10, 0x0210 }, { 0x20f10, 0x0210 },
{ 0x20f12, 0x0210 }, { 0x20f12, 0x0210 },
{ 0x20f32, 0x0210 }, { 0x20f32, 0x0210 },
{ 0x20fb1, 0x0210 }, { 0x20fb1, 0x0210 },
#endif #endif
#if CONFIG_K8_REV_F_SUPPORT #if CONFIG_K8_REV_F_SUPPORT
@ -82,7 +82,7 @@ void update_microcode(uint32_t cpu_deviceid)
{ {
uint32_t equivalent_rev_id; uint32_t equivalent_rev_id;
/* Update the microcode */ /* Update the microcode */
equivalent_rev_id = get_equivalent_processor_rev_id(cpu_deviceid); equivalent_rev_id = get_equivalent_processor_rev_id(cpu_deviceid);
amd_update_microcode_from_cbfs(equivalent_rev_id); amd_update_microcode_from_cbfs(equivalent_rev_id);
} }

20
src/cpu/dmp/vortex86ex/biosdata.S
View file

@ -15,19 +15,19 @@
.section ".dmp_reserved", "a", @progbits .section ".dmp_reserved", "a", @progbits
.skip 0x3c000 - 0x3bc00, 0xff .skip 0x3c000 - 0x3bc00, 0xff
.previous .previous
.section ".dmp_kbd_fw_part2", "a", @progbits .section ".dmp_kbd_fw_part2", "a", @progbits
.skip 0x3d000 - 0x3c000, 0xff .skip 0x3d000 - 0x3c000, 0xff
.previous .previous
.section ".dmp_mtbf_low_cnt", "a", @progbits .section ".dmp_mtbf_low_cnt", "a", @progbits
.skip 0x3e000 - 0x3d000, 0xff .skip 0x3e000 - 0x3d000, 0xff
.previous .previous
@ -39,42 +39,42 @@
.section ".dmp_spi_flash_disk_driver", "a", @progbits .section ".dmp_spi_flash_disk_driver", "a", @progbits
.skip 0x3f800 - 0x3f000, 0xff .skip 0x3f800 - 0x3f000, 0xff
.previous .previous
.section ".dmp_frontdoor", "a", @progbits .section ".dmp_frontdoor", "a", @progbits
.skip 0x3fd00 - 0x3f800, 0xff .skip 0x3fd00 - 0x3f800, 0xff
.previous .previous
.section ".dmp_isoinfo", "a", @progbits .section ".dmp_isoinfo", "a", @progbits
.skip 26 * 16, 0xff .skip 26 * 16, 0xff
.previous .previous
.section ".dmp_isodata_checksum", "a", @progbits .section ".dmp_isodata_checksum", "a", @progbits
.skip 8, 0xff .skip 8, 0xff
.previous .previous
.section ".dmp_mac", "a", @progbits .section ".dmp_mac", "a", @progbits
.skip 6, 0xff .skip 6, 0xff
.previous .previous
.section ".dmp_mtbf_limit", "a", @progbits .section ".dmp_mtbf_limit", "a", @progbits
.skip 3, 0xff .skip 3, 0xff
.previous .previous
.section ".dmp_isodata", "a", @progbits .section ".dmp_isodata", "a", @progbits
.skip 32, 0xff .skip 32, 0xff
.previous .previous

2
src/cpu/dmp/vortex86ex/biosdata_ex.S
View file

@ -155,7 +155,7 @@ byte_fffbd = ((pll_checksum & 0x0f) << 4) | 0x0f
.section ".a9123_crossbar_config", "a", @progbits .section ".a9123_crossbar_config", "a", @progbits
.skip 0x3fdf0 - 0x3fd00, 0xff .skip 0x3fdf0 - 0x3fd00, 0xff
.previous .previous

1024
src/cpu/dmp/vortex86ex/dmp_kbd_fw_part1.inc
View file

File diff suppressed because it is too large Load diff

2
src/cpu/intel/car/cache_as_ram_ht.inc
View file

@ -200,7 +200,7 @@ ap_init:
post_code(0x27) post_code(0x27)
/* Do not disable cache (so BSP can enable it). */ /* Do not disable cache (so BSP can enable it). */
movl %cr0, %eax movl %cr0, %eax
andl $(~(CR0_CacheDisable | CR0_NoWriteThrough)), %eax andl $(~(CR0_CacheDisable | CR0_NoWriteThrough)), %eax
movl %eax, %cr0 movl %eax, %cr0

2
src/cpu/intel/model_6fx/model_6fx_init.c
View file

@ -72,7 +72,7 @@ static void configure_c_states(void)
msr.lo &= ~(1 << 9); // Issue a single stop grant cycle upon stpclk msr.lo &= ~(1 << 9); // Issue a single stop grant cycle upon stpclk
msr.lo |= (1 << 3); // Dynamic L2 msr.lo |= (1 << 3); // Dynamic L2
/* Number of supported C-States */ /* Number of supported C-States */
msr.lo &= ~7; msr.lo &= ~7;
msr.lo |= HIGHEST_CLEVEL; // support at most C3 msr.lo |= HIGHEST_CLEVEL; // support at most C3

2
src/cpu/x86/smm/smihandler.c
View file

@ -68,7 +68,7 @@ void io_trap_handler(int smif)
/* If a handler function handled a given IO trap, it /* If a handler function handled a given IO trap, it
* shall return a non-zero value * shall return a non-zero value
*/ */
printk(BIOS_DEBUG, "SMI function trap 0x%x: ", smif); printk(BIOS_DEBUG, "SMI function trap 0x%x: ", smif);
if (southbridge_io_trap_handler(smif)) if (southbridge_io_trap_handler(smif))
return; return;