mirror of
https://github.com/fail0verflow/switch-coreboot.git
synced 2025-05-04 01:39:18 -04:00
UPSTREAM: mainboard/google/poppy: Add support for ELAN device
Add support for ELAN 5515 device.
BUG=b:62331218
Change-Id: I1be493f7fbce0a31fefdc589c063d1561a384c5e
Signed-off-by: Patrick Georgi <pgeorgi@google.com>
Original-Commit-Id: 5677e7da4b
Original-Change-Id: Id91a41743330c9e356293cfda7b2e3743dcd480c
Original-Signed-off-by: Furquan Shaikh <furquan@chromium.org>
Original-Reviewed-on: https://review.coreboot.org/20040
Original-Reviewed-by: Aaron Durbin <adurbin@chromium.org>
Original-Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-on: https://chromium-review.googlesource.com/528264
Commit-Ready: Patrick Georgi <pgeorgi@chromium.org>
Tested-by: Patrick Georgi <pgeorgi@chromium.org>
Reviewed-by: Patrick Georgi <pgeorgi@chromium.org>
This commit is contained in:
parent
2402156ecf
commit
254b0d6339
2 changed files with 14 additions and 2 deletions
|
@ -205,6 +205,18 @@ chip soc/intel/skylake
|
|||
device pci 14.1 off end # USB xDCI (OTG)
|
||||
device pci 14.2 on end # Thermal Subsystem
|
||||
device pci 15.0 on
|
||||
chip drivers/i2c/generic
|
||||
register "hid" = ""ELAN0001""
|
||||
register "desc" = ""ELAN Touchscreen""
|
||||
register "irq" = "ACPI_IRQ_EDGE_LOW(GPP_E7_IRQ)"
|
||||
register "probed" = "1"
|
||||
register "reset_gpio" = "ACPI_GPIO_OUTPUT_ACTIVE_LOW(GPP_E3)"
|
||||
register "reset_delay_ms" = "20"
|
||||
register "enable_gpio" = "ACPI_GPIO_OUTPUT_ACTIVE_HIGH(GPP_C22)"
|
||||
register "enable_delay_ms" = "1"
|
||||
register "has_power_resource" = "1"
|
||||
device i2c 10 on end
|
||||
end
|
||||
chip drivers/i2c/generic
|
||||
register "hid" = ""ATML0001""
|
||||
register "desc" = ""Atmel Touchscreen""
|
||||
|
|
|
@ -233,8 +233,8 @@ static const struct pad_config gpio_table[] = {
|
|||
PAD_CFG_NC(GPP_E1),
|
||||
/* E2 : SATAXPCIE2 ==> NC */
|
||||
PAD_CFG_NC(GPP_E2),
|
||||
/* E3 : CPU_GP0 ==> NC */
|
||||
PAD_CFG_NC(GPP_E3),
|
||||
/* E3 : CPU_GP0 ==> TOUCHSCREEN_RST_L */
|
||||
PAD_CFG_GPO(GPP_E3, 0, DEEP),
|
||||
/* E4 : SATA_DEVSLP0 ==> NC */
|
||||
PAD_CFG_NC(GPP_E4),
|
||||
/* E5 : SATA_DEVSLP1 ==> NC */
|
||||
|
|
Loading…
Add table
Reference in a new issue