mirror of
https://github.com/fail0verflow/switch-coreboot.git
synced 2025-05-04 01:39:18 -04:00
UPSTREAM: AMD binaryPI: Delay ACPI S3 backup until ramstage loader
BUG=None BRANCH=None TEST=None Signed-off-by: Kysti Mlkki <kyosti.malkki@gmail.com> Reviewed-on: https://review.coreboot.org/15471 Tested-by: build bot (Jenkins) Reviewed-by: Aaron Durbin <adurbin@chromium.org> Change-Id: I482cf93fe5dfab95817c87c32aad33df2e0a6439 Reviewed-on: https://chromium-review.googlesource.com/410078 Commit-Ready: Furquan Shaikh <furquan@chromium.org> Tested-by: Furquan Shaikh <furquan@chromium.org> Reviewed-by: Aaron Durbin <adurbin@chromium.org>
This commit is contained in:
parent
9c432b9fe1
commit
24087de31e
1 changed files with 0 additions and 5 deletions
|
@ -289,10 +289,5 @@ void prepare_for_resume(void)
|
|||
printk(BIOS_DEBUG, "CAR disabled.\n");
|
||||
set_resume_cache();
|
||||
|
||||
/*
|
||||
* Copy the system memory that is in the ramstage area to the
|
||||
* reserved area.
|
||||
*/
|
||||
acpi_prepare_for_resume();
|
||||
}
|
||||
#endif
|
||||
|
|
Loading…
Add table
Reference in a new issue