Emulation/switch-coreboot
1
0
Fork 0
mirror of https://github.com/fail0verflow/switch-coreboot.git synced 2025-05-04 01:39:18 -04:00
Code Issues Projects Releases Packages Wiki Activity Actions

UPSTREAM: mainboard/google/reef: drop disabling periodic training for micron

Browse source 
In anticipation of getting fixed material remove the disabling of
periodic training for MT53B512M32D2NP and MT53B256M32D1NP.

BUG=chrome-os-partner:59003
BRANCH=None
TEST=None

Signed-off-by: Aaron Durbin <adurbin@chromium.org>
Reviewed-on: https://review.coreboot.org/17130
Reviewed-by: Duncan Laurie <dlaurie@chromium.org>
Reviewed-by: Furquan Shaikh <furquan@google.com>
Tested-by: build bot (Jenkins)
Reviewed-by: Paul Menzel <paulepanter@users.sourceforge.net>

Change-Id: Iaadaa979d85cab78dda527db7480420af02fd832
Reviewed-on: https://chromium-review.googlesource.com/404677
Commit-Ready: Furquan Shaikh <furquan@chromium.org>
Tested-by: Furquan Shaikh <furquan@chromium.org>
Reviewed-by: Aaron Durbin <adurbin@chromium.org>
This commit is contained in:
Aaron Durbin 2016-10-25 15:19:54 -05:00 • committed by chrome-bot
parent 9474ae7f02
commit 1f24fbe195
1 changed files with 0 additions and 2 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

2
src/mainboard/google/reef/variants/baseboard/memory.c
View file

@ -101,7 +101,6 @@ static const struct lpddr4_sku skus[] = {
.ch0_dual_rank = 1, .ch0_dual_rank = 1,
.ch1_dual_rank = 1, .ch1_dual_rank = 1,
.part_num = "MT53B512M32D2NP", .part_num = "MT53B512M32D2NP",
.disable_periodic_retraining = 1,
}, },
/* MT53B256M32D1NP - both logical channels */ /* MT53B256M32D1NP - both logical channels */
[3] = { [3] = {
@ -109,7 +108,6 @@ static const struct lpddr4_sku skus[] = {
.ch0_rank_density = LP4_8Gb_DENSITY, .ch0_rank_density = LP4_8Gb_DENSITY,
.ch1_rank_density = LP4_8Gb_DENSITY, .ch1_rank_density = LP4_8Gb_DENSITY,
.part_num = "MT53B256M32D1NP", .part_num = "MT53B256M32D1NP",
.disable_periodic_retraining = 1,
}, },
/* /*
* H9HCNNNBPUMLHR - both logical channels. While the parts * H9HCNNNBPUMLHR - both logical channels. While the parts