Emulation/switch-coreboot
1
0
Fork 0
mirror of https://github.com/fail0verflow/switch-coreboot.git synced 2025-05-04 01:39:18 -04:00
Code Issues Projects Releases Packages Wiki Activity Actions

soc/broadcom/cygnus/ddr_init.c: Correct typo in POWER ON and POWER OK.

Browse source 
Change-Id: I5b69a8429eb2f7add08bc134d5d2366a1afe6a4f
Signed-off-by: Elyes HAOUAS <ehaouas@noos.fr>
Reviewed-on: https://review.coreboot.org/16343
Reviewed-by: Paul Menzel <paulepanter@users.sourceforge.net>
Reviewed-by: Martin Roth <martinroth@google.com>
Tested-by: build bot (Jenkins)
This commit is contained in:
Elyes HAOUAS 2016-08-28 19:18:38 +02:00 • committed by Martin Roth
parent ba28e8d73b
commit 195c26810d
1 changed files with 2 additions and 2 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

4
src/soc/broadcom/cygnus/ddr_init.c
View file

@ -317,14 +317,14 @@ int cygnus_phy_powerup(void)
if (reg32_read((volatile uint32_t *)CRMU_IHOST_POR_WAKEUP_FLAG)==0) if (reg32_read((volatile uint32_t *)CRMU_IHOST_POR_WAKEUP_FLAG)==0)
{ {
/* Step 1: POWRON */ /* Step 1: POWER ON */
data = reg32_read((volatile uint32_t *)CRMU_DDR_PHY_AON_CTRL); data = reg32_read((volatile uint32_t *)CRMU_DDR_PHY_AON_CTRL);
data |= 0x8;// assert power ON data |= 0x8;// assert power ON
reg32_write((volatile uint32_t *)CRMU_DDR_PHY_AON_CTRL, data); reg32_write((volatile uint32_t *)CRMU_DDR_PHY_AON_CTRL, data);
__udelay(2); __udelay(2);
/* Step 2: POWROK */ /* Step 2: POWER OK */
data |= 0x10;// assert power OK data |= 0x10;// assert power OK
reg32_write((volatile uint32_t *)CRMU_DDR_PHY_AON_CTRL, data); reg32_write((volatile uint32_t *)CRMU_DDR_PHY_AON_CTRL, data);