Emulation/switch-coreboot
1
0
Fork 0
mirror of https://github.com/fail0verflow/switch-coreboot.git synced 2025-05-04 01:39:18 -04:00
Code Issues Projects Releases Packages Wiki Activity Actions

fsp_baytrail: Allow selection of USB controller by get_option

Browse source 
It was requested to be able to update XHCI vs EHCI via get_option,
so I've added it here for minnow max.  This could get moved to the
chipset_fsp_util.c file later, but I'm adding it here for now.

More checking needs to be added to this:
- Are both controllers enabled in devicetree?  If not, we don't want
to allow the switch.

Change-Id: I4d8d2229cb9fa0cd9068701454b28ffac6d8e767
Signed-off-by: Martin Roth <martin.roth@se-eng.com>
Reviewed-on: http://review.coreboot.org/7633
Tested-by: build bot (Jenkins)
Reviewed-by: Paul Menzel <paulepanter@users.sourceforge.net>
Reviewed-by: Marc Jones <marc.jones@se-eng.com>
This commit is contained in:
Martin Roth 2014-12-02 21:51:03 -07:00 • committed by Martin Roth
parent cf52f9761f
commit 14ca52bb96
2 changed files with 16 additions and 1 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

6
src/mainboard/intel/minnowmax/cmos.layout
View file

@ -85,7 +85,8 @@ entries
# coreboot config options: southbridge
408 1 e 1 nmi
409 2 e 7 power_on_after_fail
#411 5 r 0 unused
411 2 e 8 use_xhci_over_ehci
#413 3 r 0 unused
# MRC Scrambler Seed values
896 32 r 0 mrc_scrambler_seed
@ -133,6 +134,9 @@ enumerations
7 0 Disable
7 1 Enable
7 2 Keep
8 0 EHCI
8 1 XHCI
8 2 Default
# -----------------------------------------------------------------
checksums

11
src/mainboard/intel/minnowmax/romstage.c
View file

@ -21,6 +21,8 @@
#include <baytrail/romstage.h>
#include <drivers/intel/fsp/fsp_util.h>
#include <pc80/mc146818rtc.h>
#include <console/console.h>
#include "chip.h"
/**
@ -54,6 +56,7 @@ void late_mainboard_romstage_entry()
void romstage_fsp_rt_buffer_callback(FSP_INIT_RT_BUFFER *FspRtBuffer)
{
UPD_DATA_REGION *UpdData = FspRtBuffer->Common.UpdDataRgnPtr;
u8 use_xhci = UpdData->PcdEnableXhci;
/*
* Minnow Max Board : 1GB SKU uses 2Gb density memory
@ -65,5 +68,13 @@ void romstage_fsp_rt_buffer_callback(FSP_INIT_RT_BUFFER *FspRtBuffer)
UpdData->PcdMemoryParameters.DIMMDensity
+= (DIMM_DENSITY_4G_BIT - DIMM_DENSITY_2G_BIT);
/* Update XHCI UPD value if required */
get_option(&use_xhci, "use_xhci_over_ehci");
if ((use_xhci < 2) && (use_xhci != UpdData->PcdEnableXhci)) {
UpdData->PcdEnableXhci = use_xhci;
printk(FSP_INFO_LEVEL, "Xhci updated from CMOS:\t\t\t%s\n",
UpdData->PcdEnableXhci?"Enabled":"Disabled");
}
return;
}