Emulation/switch-coreboot
1
0
Fork 0
mirror of https://github.com/fail0verflow/switch-coreboot.git synced 2025-05-04 01:39:18 -04:00
Code Issues Projects Releases Packages Wiki Activity Actions

UPSTREAM: spi: Remove unused/unnecessary spi_init function definitions

Browse source 
Remove spi_init definitions which:
1. Do nothing
2. Set static global variables to 0

BUG=none
BRANCH=none
TEST=none

Change-Id: I471dc31bf496936968c3a4a55f7ecac517752e5d
Signed-off-by: Patrick Georgi <pgeorgi@google.com>
Original-Commit-Id: 2dafd89769
Original-Change-Id: If4c0cdbe2271fc7561becd87ad3b96bd45e77430
Original-Signed-off-by: Furquan Shaikh <furquan@chromium.org>
Original-Reviewed-on: https://review.coreboot.org/20039
Original-Reviewed-by: Aaron Durbin <adurbin@chromium.org>
Original-Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Original-Reviewed-by: Philippe Mathieu-Daud <philippe.mathieu.daude@gmail.com>
Original-Reviewed-by: Paul Menzel <paulepanter@users.sourceforge.net>
Reviewed-on: https://chromium-review.googlesource.com/528265
Commit-Ready: Patrick Georgi <pgeorgi@chromium.org>
Tested-by: Patrick Georgi <pgeorgi@chromium.org>
Reviewed-by: Patrick Georgi <pgeorgi@chromium.org>
This commit is contained in:
Furquan Shaikh 2017-06-04 05:53:04 -07:00 • committed by chrome-bot
parent 254b0d6339
commit 10201e11e1
5 changed files with 0 additions and 28 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

7
src/soc/imgtec/pistachio/spi.c
View file

@ -410,13 +410,6 @@ static int spim_io(const struct spi_slave *slave, struct spim_buffer *first,
return SPIM_OK; return SPIM_OK;
} }
/* Initialization, must be called once on start up */
void spi_init(void)
{
/* Clear everything just in case */
memset(img_spi_slaves, 0, sizeof(img_spi_slaves));
}
/* Claim the bus and prepare it for communication */ /* Claim the bus and prepare it for communication */
static int spi_ctrlr_claim_bus(const struct spi_slave *slave) static int spi_ctrlr_claim_bus(const struct spi_slave *slave)
{ {

6
src/soc/qualcomm/ipq40xx/spi.c
View file

@ -201,12 +201,6 @@ static void spi_reset(struct ipq_spi_slave *ds)
static struct ipq_spi_slave spi_slave_pool[2]; static struct ipq_spi_slave spi_slave_pool[2];
void spi_init(void)
{
/* just in case */
memset(spi_slave_pool, 0, sizeof(spi_slave_pool));
}
static struct ipq_spi_slave *to_ipq_spi(const struct spi_slave *slave) static struct ipq_spi_slave *to_ipq_spi(const struct spi_slave *slave)
{ {
struct ipq_spi_slave *ds; struct ipq_spi_slave *ds;

6
src/soc/qualcomm/ipq806x/spi.c
View file

@ -493,12 +493,6 @@ static const struct gsbi_spi spi_reg[] = {
}; };
static struct ipq_spi_slave spi_slave_pool[2]; static struct ipq_spi_slave spi_slave_pool[2];
void spi_init()
{
/* just in case */
memset(spi_slave_pool, 0, sizeof(spi_slave_pool));
}
static struct ipq_spi_slave *to_ipq_spi(const struct spi_slave *slave) static struct ipq_spi_slave *to_ipq_spi(const struct spi_slave *slave)
{ {
struct ipq_spi_slave *ds; struct ipq_spi_slave *ds;

4
src/soc/samsung/exynos5420/spi.c
View file

@ -95,10 +95,6 @@ static void spi_sw_reset(struct exynos_spi *regs, int word)
setbits_le32(&regs->ch_cfg, SPI_RX_CH_ON | SPI_TX_CH_ON); setbits_le32(&regs->ch_cfg, SPI_RX_CH_ON | SPI_TX_CH_ON);
} }
void spi_init(void)
{
}
static void exynos_spi_init(struct exynos_spi *regs) static void exynos_spi_init(struct exynos_spi *regs)
{ {
// Set FB_CLK_SEL. // Set FB_CLK_SEL.

5
src/southbridge/amd/sb700/spi.c
View file

@ -35,11 +35,6 @@ static uint32_t get_spi_bar(void)
return pci_read_config32(dev, 0xa0) & ~0x1f; return pci_read_config32(dev, 0xa0) & ~0x1f;
} }
void spi_init(void)
{
/* Not needed */
}
static void reset_internal_fifo_pointer(void) static void reset_internal_fifo_pointer(void)
{ {
uint32_t spibar = get_spi_bar(); uint32_t spibar = get_spi_bar();