Emulation/switch-coreboot
1
0
Fork 0
mirror of https://github.com/fail0verflow/switch-coreboot.git synced 2025-05-04 01:39:18 -04:00
Code Issues Projects Releases Packages Wiki Activity Actions

Changed

Browse source 
option SERIAL_CONSOLE
to
option SERIAL_CONSOLE=1
This commit is contained in:
Ronald G. Minnich 2001-11-08 02:06:37 +00:00
parent 45c7f99fe8
commit 0222d47c61
18 changed files with 18 additions and 18 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

2
src/lib/logbuf_subr.c
View file

@ -1,6 +1,6 @@
#include <logbuf_subr.h>
#define LOGBUF_SIZE = 1024;
#define LOGBUF_SIZE 1024
// KEEP THIS GLOBAL.
// I need the address so I can watch it with the ARIUM hardware. RGM.

2
src/mainboard/asus/cua/SampleConfig.config
View file

@ -13,7 +13,7 @@ option USE_DOC_MIL
docipl mainboard/asus/cua/ipl.S
# Enable Serial Console for debugging
option SERIAL_CONSOLE
option SERIAL_CONSOLE=1
# Enable MicroCode update and L2 Cache init for PII and PIII
option UPDATE_MICROCODE

2
src/mainboard/asus/cua/config.DoC
View file

@ -13,7 +13,7 @@ option USE_DOC_MIL
docipl northbridge/acer/m1631/ipl.S
# Enable Serial Console for debugging
option SERIAL_CONSOLE
option SERIAL_CONSOLE=1
# Enable MicroCode update and L2 Cache init for PII and PIII
#option UPDATE_MICROCODE

2
src/mainboard/gigabit/ga-6bxc/ga-6bxc.config.example
View file

@ -7,7 +7,7 @@ target ga-6bxc
mainboard gigabit/ga-6bxc
# Enable Serial Console for debugging
option SERIAL_CONSOLE
option SERIAL_CONSOLE=1
option NO_KEYBOARD
# Enable MicroCode update and L2 Cache init for PII and PIII

2
src/mainboard/irobot/proto1/proto1.config.example
View file

@ -7,7 +7,7 @@ target proto1
mainboard irobot/proto1
# Enable Serial Console for debugging
option SERIAL_CONSOLE
option SERIAL_CONSOLE=1
option NO_KEYBOARD
# Enable MicroCode update for PIII

2
src/mainboard/lanner/em-370/example.config
View file

@ -2,7 +2,7 @@ target purple_box
mainboard lanner/em-370
option SERIAL_CONSOLE
option SERIAL_CONSOLE=1
option UPDATE_MICROCODE
option SERIAL_POST
#option HAVE_FAMEBUFFER

2
src/mainboard/matsonic/ms7308e/example.tftpboot.config
View file

@ -7,7 +7,7 @@ mainboard matsonic/ms7308e
# Enable Serial Console for debugging
# It will come up at 115200,8n1
option SERIAL_CONSOLE
option SERIAL_CONSOLE=1
# Enable MicroCode update and L2 Cache init for PII and PIII
#option UPDATE_MICROCODE

2
src/mainboard/pcchips/m810lmr/example.tftpboot.config
View file

@ -8,7 +8,7 @@ mainboard pcchips/m810lmr
# Enable Serial Console for debugging
# It will come up at 115200,8n1
option SERIAL_CONSOLE
option SERIAL_CONSOLE=1
# Enable MicroCode update and L2 Cache init for PII and PIII
#option UPDATE_MICROCODE

2
src/mainboard/rcn/dc1100s/Example.config
View file

@ -8,7 +8,7 @@ mainboard rcn/dc1100s
option USE_DOC_MIL
docipl northbridge/via/vt694/ipl.S
# Enable Serial Console for debugging
option SERIAL_CONSOLE
option SERIAL_CONSOLE=1
# Enable MicroCode update and L2 Cache init for PII and PIII
option UPDATE_MICROCODE

2
src/mainboard/technoland/sbc710/config.example
View file

@ -5,7 +5,7 @@ target tlsbc710
mainboard technoland/sbc710
# Enable Serial Console for debugging
option SERIAL_CONSOLE
option SERIAL_CONSOLE=1
option NO_KEYBOARD
option INBUF_COPY

2
src/mainboard/tyan/s1846/sample_config
View file

@ -7,7 +7,7 @@ mainboard tyan/s1846
# Enable Serial Console for debugging
# It will come up at 115200,8n1
option SERIAL_CONSOLE
option SERIAL_CONSOLE=1
# Enable MicroCode update and L2 Cache init for PII and PIII
option UPDATE_MICROCODE

2
util/config/LBConfig.txt
View file

@ -68,6 +68,6 @@ makerule Specify an additional makerule, e.g.
commandline Specify the command line, e.g.
commandline root=/dev/hda1 single
option Add an option, implicitly setting it.
e.g. option SERIAL_CONSOLE
e.g. option SERIAL_CONSOLE=1

2
util/config/asus_cua_doc.config
View file

@ -6,7 +6,7 @@ target asus_cua
mainboard asus/cua
# Enable Serial Console for debugging
option SERIAL_CONSOLE
option SERIAL_CONSOLE=1
# Enable MicroCode update and L2 Cache init for PII and PIII
option UPDATE_MICROCODE

2
util/config/ds10.config
View file

@ -7,7 +7,7 @@ mainboard compaq/ds10
# Enable Serial Console for debugging
# It will come up at 115200,8n1
option SERIAL_CONSOLE
option SERIAL_CONSOLE=1
# Enable SROM_CONSOLE
# This uses the SROM serial debug port at 9600 baud

2
util/config/l440bx-test12.config
View file

@ -6,7 +6,7 @@ mainboard intel/l440bx
# Enable Serial Console for debugging
# It will come up at 115200,8n1
option SERIAL_CONSOLE
option SERIAL_CONSOLE=1
# Enable MicroCode update and L2 Cache init for PII and PIII
option UPDATE_MICROCODE

2
util/config/l440gx.config
View file

@ -7,7 +7,7 @@ mainboard intel/l440gx
# Enable Serial Console for debugging
# It will come up at 115200,8n1
option SERIAL_CONSOLE
option SERIAL_CONSOLE=1
# Enable MicroCode update and L2 Cache init for PII and PIII
option UPDATE_MICROCODE

2
util/config/via.config
View file

@ -6,7 +6,7 @@ target vt5292
mainboard via/vt5292
# Enable Serial Console for debugging
option SERIAL_CONSOLE
option SERIAL_CONSOLE=1
# Enable MicroCode update and L2 Cache init for PII and PIII
option UPDATE_MICROCODE

2
util/config/viavt5426.config
View file

@ -8,7 +8,7 @@ mainboard via/vt5426
option USE_DOC_MIL
docipl northbridge/via/vt8601/ipl.S
# Enable Serial Console for debugging
option SERIAL_CONSOLE
option SERIAL_CONSOLE=1
# Enable MicroCode update and L2 Cache init for PII and PIII
option UPDATE_MICROCODE